Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Selectable power supply for audio amplifier
Patent Number: 7,417,502 Issued on 08/26/2008 to Cochrane

Title: Variable inductor, oscillator including the variable inductor and radio terminal comprising this oscillator, and amplifier including the variable inductor and radio terminal comprising this am
Patent Number: 7,417,501 Issued on 08/26/2008 to Fujimoto,   et al.

Title: Control of an adjustable gain amplifier
Patent Number: 7,417,500 Issued on 08/26/2008 to Arnott

Title: Gain controlled amplifier and cascoded gain controlled amplifier based on the same
Patent Number: 7,417,499 Issued on 08/26/2008 to Moon,   et al.

Title: Reconfigurable frequency filter
Patent Number: 7,417,495 Issued on 08/26/2008 to Li

Title: Internal voltage generator of semiconductor integrated circuit
Patent Number: 7,417,490 Issued on 08/26/2008 to Kim

Title: Voltage-current conversion circuit, amplifier, mixer circuit, and mobile appliance using the circuit
Patent Number: 7,417,486 Issued on 08/26/2008 to Koutani,   et al.

Title: Differential energy difference integrator
Patent Number: 7,417,485 Issued on 08/26/2008 to Vecera

Title: Level shifter with boost and attenuation programming
Patent Number: 7,417,484 Issued on 08/26/2008 to Voo

Title: Wide-band wide-swing CMOS gain enhancement technique and method therefor
Patent Number: 7,417,483 Issued on 08/26/2008 to Wong,   et al.

Title: Adaptive voltage scaling for an electronics device
Patent Number: 7,417,482 Issued on 08/26/2008 to Elgebaly,   et al.

Title: Controlling signal states and leakage current during a sleep mode
Patent Number: 7,417,481 Issued on 08/26/2008 to Ahsanullah,   et al.

Title: Delay line circuit
Patent Number: 7,417,478 Issued on 08/26/2008 to Kim,   et al.

Title: Circuit and method for generating power up signal
Patent Number: 7,417,475 Issued on 08/26/2008 to Byeon,   et al.

Title: Clock frequency division methods and circuits
Patent Number: 7,417,474 Issued on 08/26/2008 to Jamal

Title: Multi-channel integrated circuit
Patent Number: 7,417,472 Issued on 08/26/2008 to Tumer,   et al.

Title: Voltage comparator having hysteresis characteristics
Patent Number: 7,417,471 Issued on 08/26/2008 to Gong,   et al.

Title: Phase frequency detector with a novel D flip flop
Patent Number: 7,417,470 Issued on 08/26/2008 to Riley

Title: Compensation for leakage current from dynamic storage node variation by the utilization of an automatic self-adaptive keeper
Patent Number: 7,417,469 Issued on 08/26/2008 to Cheng,   et al.

Title: Dynamic and differential CMOS logic with signal-independent power consumption to withstand differential power analysis
Patent Number: 7,417,468 Issued on 08/26/2008 to Verbauwhede,   et al.

Title: Flip-flop circuit and frequency divider using the flip-flop circuit
Patent Number: 7,417,466 Issued on 08/26/2008 to Akahori

Title: N-domino output latch
Patent Number: 7,417,465 Issued on 08/26/2008 to Lundberg,   et al.

Title: Bi-directional signal transmission system
Patent Number: 7,417,464 Issued on 08/26/2008 to Crawford

Title: Wireline transmission circuit
Patent Number: 7,417,463 Issued on 08/26/2008 to Danesh,   et al.

Title: Variable external interface circuitry on programmable logic device integrated circuits
Patent Number: 7,417,462 Issued on 08/26/2008 to Wong,   et al.

Title: Multi-standard transmitter
Patent Number: 7,417,460 Issued on 08/26/2008 to De Laurentiis,   et al.

Title: On-die offset reference circuit block
Patent Number: 7,417,459 Issued on 08/26/2008 to Wilson,   et al.

Title: Gate driving circuit and display apparatus having the same
Patent Number: 7,417,458 Issued on 08/26/2008 to Ahn,   et al.

Title: Scalable non-blocking switching network for programmable logic
Patent Number: 7,417,457 Issued on 08/26/2008 to Pani,   et al.

Title: Dedicated logic cells employing sequential logic and control logic functions
Patent Number: 7,417,456 Issued on 08/26/2008 to Verma,   et al.

Title: Programmable function generator and method operating as combinational, sequential and routing cells
Patent Number: 7,417,455 Issued on 08/26/2008 to Verma,   et al.

Title: Low-swing interconnections for field programmable gate arrays
Patent Number: 7,417,454 Issued on 08/26/2008 to Rahman,   et al.

Title: System and method for dynamically executing a function in a programmable logic array
Patent Number: 7,417,453 Issued on 08/26/2008 to Goodnow,   et al.

Title: Techniques for providing adjustable on-chip termination impedance
Patent Number: 7,417,452 Issued on 08/26/2008 to Wang,   et al.

Title: Leakage power management with NDR isolation devices
Patent Number: 7,417,451 Issued on 08/26/2008 to Kawa

Title: Testing combinational logic die with bidirectional TDI-TMS/TDO chanel circuit
Patent Number: 7,417,450 Issued on 08/26/2008 to Whetsel

Title: Wafer stage storage structure speed testing
Patent Number: 7,417,449 Issued on 08/26/2008 to Posey,   et al.

Title: System to calibrate on-die temperature sensor
Patent Number: 7,417,448 Issued on 08/26/2008 to Lim,   et al.

Title: Probe cards employing probes having retaining portions for potting in a retention arrangement
Patent Number: 7,417,447 Issued on 08/26/2008 to Kister

Title: Probe for combined signals
Patent Number: 7,417,446 Issued on 08/26/2008 to Hayden,   et al.

Title: Probing method and prober for measuring electrical characteristics of circuit devices
Patent Number: 7,417,445 Issued on 08/26/2008 to Sakagawa,   et al.

Title: Method and apparatus for inspecting integrated circuit pattern
Patent Number: 7,417,444 Issued on 08/26/2008 to Shinada,   et al.

Title: Determination of effective resistance between a power sourcing equipment and a powered device
Patent Number: 7,417,443 Issued on 08/26/2008 to Admon,   et al.

Title: Method and apparatus for testing tunnel magnetoresistive effect element, manufacturing method of tunnel magnetoresistive effect element and tunnel magnetoresistive effect element
Patent Number: 7,417,442 Issued on 08/26/2008 to Hachisuka,   et al.

Title: Methods and systems for guarding a charge transfer capacitance sensor for proximity detection
Patent Number: 7,417,441 Issued on 08/26/2008 to Reynolds

Title: Methods and systems for the rapid detection of concealed objects
Patent Number: 7,417,440 Issued on 08/26/2008 to Peschmann,   et al.

Title: Impedance conversion circuit and integrated circuit including thereof
Patent Number: 7,417,439 Issued on 08/26/2008 to Hirabayashi,   et al.

Title: Battery voltage measurement apparatus
Patent Number: 7,417,438 Issued on 08/26/2008 to Miyamoto

Title: Vehicle battery testing assembly
Patent Number: 7,417,437 Issued on 08/26/2008 to Torres

Title: Selectable tap induction coil
Patent Number: 7,417,436 Issued on 08/26/2008 to Chesser,   et al.

Title: Method for generating a homogeneous magnetization in a spatial examination volume of a magnetic resonance installation
Patent Number: 7,417,435 Issued on 08/26/2008 to Diehl

Title: Magnetic resonance imaging system with iron-assisted magnetic field gradient system
Patent Number: 7,417,434 Issued on 08/26/2008 to Overweg

Title: Method, examination apparatus and antenna array for magnetic resonance data acquisition
Patent Number: 7,417,433 Issued on 08/26/2008 to Heid,   et al.

Title: Asymmetric ultra-short gradient coil for magnetic resonance imaging system
Patent Number: 7,417,432 Issued on 08/26/2008 to Overweg

Title: Coil array for magnetic resonance imaging with reduced coupling between adjacent coils
Patent Number: 7,417,431 Issued on 08/26/2008 to Lanz,   et al.

Title: Continuous moving-table MRI contrast manipulation and/or update of scanning parameters
Patent Number: 7,417,430 Issued on 08/26/2008 to Aldefeld,   et al.

Title: Fibre tracking magnetic resonance imaging
Patent Number: 7,417,428 Issued on 08/26/2008 to Hoogenraad,   et al.

Title: Magnetic resonance data acquisition method and apparatus
Patent Number: 7,417,427 Issued on 08/26/2008 to Porter

Title: Continuous observation apparatus and method of magnetic flux distribution
Patent Number: 7,417,425 Issued on 08/26/2008 to Machi,   et al.

Title: Magnetic-field-measuring device
Patent Number: 7,417,424 Issued on 08/26/2008 to Desplats,   et al.

Title: Method of testing a magnetic head for eliminating defective magnetic heads
Patent Number: 7,417,423 Issued on 08/26/2008 to Sudou

Title: Rotary manipulation type input apparatus
Patent Number: 7,417,422 Issued on 08/26/2008 to Kang

Title: Switch to bypass optical diode for reducing power consumption of electrical meters
Patent Number: 7,417,420 Issued on 08/26/2008 to Shuey

Title: Method and arrangement for connecting electrical components in an electricity meter
Patent Number: 7,417,419 Issued on 08/26/2008 to Tate

Title: Thin film sensor
Patent Number: 7,417,418 Issued on 08/26/2008 to Ayliffe

Title: Spill-resistant beverage container with detection and notification indicator
Patent Number: 7,417,417 Issued on 08/26/2008 to Williams,   et al.

Title: Regulator with load tracking bias
Patent Number: 7,417,416 Issued on 08/26/2008 to Rasmus

Title: Voltage-controlled current source
Patent Number: 7,417,415 Issued on 08/26/2008 to Yen,   et al.

Title: DC-DC converter utilizing a modified Schmitt trigger circuit and method of modulating a pulse width
Patent Number: 7,417,412 Issued on 08/26/2008 to Koh

Title: Method and apparatus for power control
Patent Number: 7,417,410 Issued on 08/26/2008 to Clark, III,   et al.

Title: Power losses reduction in switching power converters
Patent Number: 7,417,409 Issued on 08/26/2008 to Partridge

Title: Method and arrangement for charging capacitors of direct-voltage intermediate circuit of frequency converter
Patent Number: 7,417,408 Issued on 08/26/2008 to Poyhonen,   et al.

Title: Circuit with a switch for charging a battery in a battery capacitor circuit
Patent Number: 7,417,407 Issued on 08/26/2008 to Stuart,   et al.

Title: Electronic apparatus that determines a characteristic of a battery
Patent Number: 7,417,406 Issued on 08/26/2008 to Miwa,   et al.

Title: Power recharger for use with robot cleaner
Patent Number: 7,417,404 Issued on 08/26/2008 to Lee,   et al.

Apparatus and method for guaranteeing performance of packet in Ethernet system Number:7,394,835 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Apparatus and method for guaranteeing performance of packet in Ethernet system

Abstract: Provided is an apparatus for guaranteeing the performance of Ethernet packets in an Ethernet system. A packet sorting unit receives the Ethernet packets, processes header information of the Ethernet packets, and sorts the Ethernet packets. A packet processing unit stores the Ethernet packets, calculates the number of the Ethernet packets, and outputs the Ethernet packets. A packet to synchronous digital hierarchy frame converting unit receives the Ethernet packets output from the packet processing unit, converts the received Ethernet packets into synchronous digital hierarchy frames, calculates the number of the converted frames, maps the frames to a virtual container group, and outputs the virtual container group. And a signal processing unit measures the performance of the Ethernet packets on the basis of the number of the Ethernet packets stored in the packet processing unit and the number of the frames, and outputs the first and second control signals.

Patent Number: 7,394,835 Issued on 07/01/2008 to Youn,   et al.


Inventors: Youn; Ji Wook (Daejeon, KR), Hong; Hyun Ha (Daejeon, KR), Lee; Jong Hyun (Daejeon, KR)
Assignee: Electronics and Telecommunications Research Institute (Daejeon, KR)
Appl. No.: 10/858,943
Filed: June 1, 2004


Foreign Application Priority Data

Dec 23, 2003 [KR] 10-2003-0095374

Current U.S. Class: 370/535 ; 370/389
Current International Class: H04J 3/04 (20060101)
Field of Search: 370/535,389,466,542,401,353,411,413


References Cited [Referenced By]

U.S. Patent Documents
6014708 January 2000 Klish
6496519 December 2002 Russell et al.
2001/0043603 November 2001 Yu
2003/0108069 June 2003 Yamada
Foreign Patent Documents
1020030020745 Mar., 2003 KR
1020030051524 Jun., 2003 KR

Other References

Xin Li et al., "Encapsulation and Rate Adaptation for Ethernet Over SDH", State Key Laboratory on Microwave & Digital Comm. 0-7803-7547-May 2, 2002, 2002 IEEE (pp. 1301-1305). cited by other .
Mike Scholten et al., "Data Transport Applications Using GFP", Emerging Data Over SONET/SKH (DOS) Standards and Technology, IEEE COmmunications Magazine, May 2002, pp. 96-103). cited by other.

Primary Examiner: Urban; Edward
Assistant Examiner: Nguyen; Tu
Attorney, Agent or Firm: Blakely, Sokoloff, Taylor & Zafman LLP

Claims



What is claimed is:

1. An apparatus for guaranteeing the performance of Ethernet packets in an Ethernet system, the apparatus comprising: a packet sorting unit, which receives the Ethernet packets, processes header information of the Ethernet packets, and sorts the Ethernet packets in response to a first control signal; a packet processing unit, which stores the sorted Ethernet packets therein, calculates the number of the stored Ethernet packets, and outputs the Ethernet packets in response to a second control signal; a packet to synchronous digital hierarchy frame converting unit, which receives the Ethernet packets output from the packet processing unit, converts the received Ethernet packets into synchronous digital hierarchy frames, calculates the number of the converted frames, maps the frames to a virtual container group, and outputs the virtual container group; and a signal processing unit, which measures the performance of the Ethernet packets on the basis of the number of the Ethernet packets stored in the packet processing unit and the number of the frames, and outputs the first and second control signals.

2. The apparatus of claim 1, wherein the packet sorting unit sorts the Ethernet packets by destinations or services in response to the first control signal.

3. The apparatus of claim 1, wherein the packet processing unit includes a scheduler, which outputs the stored Ethernet packets in a predetermined order.

4. The apparatus of claim 1, wherein the virtual container group includes one or more virtual containers, and the number of the virtual containers can vary according to service levels on the Ethernet packets or users' demands.

5. A method of guaranteeing the performance of Ethernet packets in an Ethernet system, the method comprising: receiving the Ethernet packets and sorting the Ethernet packets by destinations or services using header information of the Ethernet packets; storing the sorted Ethernet packets and calculating the number of the stored Ethernet packets; converting the stored Ethernet packets into synchronous digital hierarchy frames in a predetermined order, calculating the number of the converted frames, and mapping the frames to virtual containers; and measuring the performance of the Ethernet packets on the basis of the number of the stored Ethernet packets and the number of frames; wherein the Ethernet packet performance measuring step includes outwardly transmitting the virtual containers if the number of the Ethernet packets is equal to the number of the frames and handling errors if the number of the Ethernet packets is not equal to the number of the frames.

6. The method of claim 5, wherein the packet to synchronous digital hierarchy frame converting step includes dividing the virtual containers by destinations or services and forming a virtual container group consisting of at least one virtual container.

7. The method of claim 5, wherein the Ethernet packet sorting step includes discarding the Ethernet packets if the Ethernet packets do not meet predetermined policy.
Description



This application claims the priority of Korean Patent Application No. 2003-95374, filed on Dec. 23, 2003, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to an apparatus and method for guaranteeing the performance of Ethernet packets in an Ethernet system that converts the Ethernet packets into synchronous digital hierarchy (SDH) frames and transmits the SDH frames.

2. Description of the Related Art

Since conventional Ethernet systems for transmitting Ethernet packets have a sole purpose of providing best effort service, they do not guarantee high quality of service and high transmission performance. However, Ethernet systems for transmitting Ethernet packets have currently been changed to have a structure meeting consumers' various demands. In order to satisfy the various customers' demands, services need to be differentiated and the performance of the Ethernet packets must be guaranteed.

Many attempts have been made to guarantee high quality of service and high transmission performance of Ethernet packet transmission systems. Among them, a method of converting Ethernet packets into synchronous digital hierarchy (SDH) frames and then transmitting the SDH frames has been studied to guarantee the transmission performance of the systems.

The conventional method of transmitting the Ethernet packets as the SDH frames is a port-based method in which the Ethernet packets are mapped to virtual containers, which are previously assigned by input ports, without processing information on the Ethernet packets. Since the conventional method controls only the SDH frames to guarantee the performance of the systems, it can guarantee the transmission performance over physical transmission lines. However, the conventional method cannot guarantee the performance of the Ethernet packets within the virtual containers and cannot differentiate services, thereby failing to provide various services.

SUMMARY OF THE INVENTION

The present invention provides an apparatus and method, which can guarantee the performance of Ethernet packets in an Ethernet system by measuring the number of Ethernet packets that are sorted by destinations and the number of frames that are placed in virtual containers, and can control a bandwidth more flexibly by sorting the Ethernet packets, which are input from a plurality of input ports, by destinations.

According to an aspect of the present invention, there is provided an apparatus for guaranteeing the performance of Ethernet packets in an Ethernet system, the apparatus comprising: a packet sorting unit, which receives the Ethernet packets, processes header information of the Ethernet packets, and sorts the Ethernet packets in response to a first control signal; a packet processing unit, which stores the sorted Ethernet packets therein, calculates the number of the stored Ethernet packets, and outputs the Ethernet packets in response to a second control signal; a packet to synchronous digital hierarchy frame converting unit, which receives the Ethernet packets output from the packet processing unit, converts the received Ethernet packets into synchronous digital hierarchy frames, calculates the number of the converted frames, maps the frames to a virtual container group, and outputs the virtual container group; and a signal processing unit, which measures the performance of the Ethernet packets on the basis of the number of the Ethernet packets stored in the packet processing unit and the number of the frames, and outputs the first and second control signals.

According to another aspect of the present invention, there is provided a method of guaranteeing the performance of Ethernet packets in an Ethernet system, the method comprising: receiving the Ethernet packets and sorting the Ethernet packets by destinations or services using header information of the Ethernet packets; storing the sorted Ethernet packets and calculating the number of the stored Ethernet packets; converting the stored Ethernet packets into synchronous digital hierarchy frames in a predetermined order, calculating the number of the converted frames, and mapping the frames to virtual containers; and measuring the performance of the Ethernet packets on the basis of the number of the stored Ethernet packets and the number of frames.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:

FIG. 1 is a block diagram illustrating an apparatus for guaranteeing the performance of Ethernet packets in an Ethernet system that converts the Ethernet packets into synchronous digital hierarchy(SDH) frames and then transmits the SDH frames according to a first preferred embodiment of the present invention;

FIG. 2 is a block diagram illustrating a configuration of a plurality of apparatuses constructed as the apparatus of FIG. 1 according to a second preferred embodiment of the present invention; and

FIG. 3 is a flow chart illustrating a method of guaranteeing the performance of the Ethernet packets in the Ethernet system according to a third preferred embodiment of the present invention; and

FIG. 4 is a diagram illustrating an application of the apparatus and method for guaranteeing the performance of the Ethernet packets in the Ethernet system over networks according to a fourth preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention will now be described more fully with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. FIG. 1 is a block diagram illustrating an apparatus for guaranteeing the performance of Ethernet packets in an Ethernet system that converts the Ethernet packets into synchronous digital hierarchy (SDH) frames and then transmits the SDH frames according to a first preferred embodiment of the present invention. Referring to FIGS. 1 and 2, it is shown that there are n number of same function blocks. For an easy explanation, it is assumed that there is one function block. That is, the same reference numerals having subscripts perform the same functions.

A packet sorting unit 100 receives Ethernet packets from a plurality of input ports and sorts the Ethernet packets by destinations or services using header information of the received Ethernet packets. In more detail, a packet receiving unit 101 physically interfaces with the Ethernet packets and transmits the input Ethernet packets to a packet header processing unit 102. The packet header processing unit 102 processes the header information of the Ethernet packets input from the packet receiving unit 101 according to predetermined policy set by a signal processing unit 150, and sorts the Ethernet packets by destinations or services. The predetermined policy will be explained later.

The Ethernet packets sorted by destinations or services in the packet header processing unit 102 are temporarily stored in a memory 121 included in the packet processing unit 120. The packet processing unit 120 includes the memory 121, in which the Ethernet packets are temporarily stored, and a packet counter 122. The memory 121 temporarily stores the Ethernet packets input from the packet header processing unit 102, and the packet counter 122 measures the number of Ethernet packets output from the memory 121. A scheduler 130 outputs the Ethernet packets, which are prioritized and stored in the memory 121 of the packet processing unit 120, to a packet to SDH frame converting unit 140 according to the predetermined policy set by the signal processing unit 150.

The packet to SDH frame converting unit 140 includes a frame counter 141 and a virtual container group 142. The frame counter 141 converts the Ethernet packets input from the scheduler 130 into SDH frames and measures the number of the frames that are to be input to a virtual container group 142. Here, the container group 142 consists of a plurality of virtual containers, and the number of the virtual containers is dynamically determined depending on service levels or policy when routes are determined by the destinations, thereby flexibly controlling a bandwidth of the system.

The signal processing unit 150 compares the number of the Ethernet packets sorted by destinations, which is measured by the packet processing unit 120, with the number of the frames input to the virtual container group 142, which is measured by the packet to SDH frame converting unit 140, so as to measure the performance of the Ethernet packets in each node, and generates signals to control the packet sorting unit 100, the packet processing unit 120, and the packet to SDH frame converting unit 140 according to the predetermined policy. Service Level Agreement (SLA) is referred to as the predetermined policy. The SLA is a contract between a customer and a service provider, which defines the service provider's responsibility to the customer with respect to latency time, bandwidth, system downtime, or the like, and the type and extent of remuneration if the responsibility is not met.

Accordingly, in the system to which the present invention is applied, the Ethernet packets are prioritized according to the predetermined policy. If a collision occurs, data having a lower priority is earlier discarded. To be more specific, the Ethernet packets with media access control (MAC) address, virtual local area network identifier (VLAN ID), priority bit, or differentiated services code point (DSCP) are sorted in a preset buffer by their destinations, similar characteristics, or service levels, according to the predetermined policy. Subsequently, the Ethernet packets filled in the buffer are output to the virtual containers according to a scheduling algorithm, such as weighted round robin (WRR) and weighted random early detection (WRED).

That is, the apparatus for guaranteeing the performance of the Ethernet packets in the Ethernet system sorts the Ethernet packets input from diverse nodes by destinations, and compares the number of the sorted Ethernet packets with the number of the frames input to the virtual container group 142, so as to guarantee the performance of the Ethernet packets in the respective nodes. Further, since the Ethernet packets are converted into the frames and then the frames are placed in the virtual container group 142, which consists of the plurality of virtual containers divided by the destinations, so as to be transmitted to the destinations, the apparatus can provide services, such as virtual private network (VPN) and VLAN.

In the meantime, FIG. 2 is a block diagram illustrating a configuration of a plurality of apparatuses constructed as the above apparatus of FIG. 1 according to a second preferred embodiment of the present invention. Referring to FIG. 2, the packet receiving unit 101, the packet header processing unit 102, the packet processing unit 120, and the scheduler 130 shown in FIG. 1 are included in a function block 200. The frame counter 141 and the virtual container group 142 are included in another function block 140. In other words, the plurality of apparatuses having the same construction as the apparatus of FIG. 1 are configured in such a manner as to use one switch 210.

The Ethernet packets received by the packet receiving unit 101 are sorted by destinations or services by means of the packet header sorting unit 102, and then are input to the switch 210 through the packet processing unit 120 and the scheduler 130. The switch 210 is controlled by the signal processing unit 150, and provides a switching function between n number of Ethernet packet blocks 200.sub.1 through 200.sub.n and n number of SDH frame blocks 220.sub.1 through 220.sub.n. As shown in FIG. 2, the packet to SDH frame converting unit 140 is located within the SDH frame block 220, in order to send the Ethernet packets having the same destinations in the respective n number of Ethernet packet blocks 200.sub.1 through 200.sub.n to the same virtual container group 142.

That is, among the Ethernet packets sorted by destinations in the packet header processing unit 102 of the Ethernet packet block 200, the Ethernet packets having the same destinations are transmitted to the same virtual container group 142 via the switch 210, thereby effectively controlling the bandwidth of the system. On the other side, a block 221 physically interfaces with the SDH frames.

Here, the performance of the Ethernet packets is guaranteed by comparing the number of the Ethernet packets sorted by destinations, which is measured by the packet processing unit 120 within the Ethernet packet block 200, with the number of the frames, which is measured by the frame counter 141 within the SDH frame block 220.

A method of guaranteeing the performance of the Ethernet packets in the Ethernet system according to a third preferred embodiment of the present invention will be explained below with reference to FIG. 3. In step 305, the Ethernet packets are input to the system. In step 310, the packet header processing unit 102 processes the header information of the Ethernet packets according to the policy set by the signal processing unit 150 to determine whether the Ethernet packets meet the aforesaid policy. If the Ethernet packets are determined to follow the policy in step 310, in step 320, the Ethernet packets are sorted by destinations or services. On the other hand, if the Ethernet packets are determined not to follow the policy in step 310, in step 315, the Ethernet packets are discarded.

In step 325, the packet processing unit 120 receives the Ethernet packets, which are sorted by destinations by the packet header processing unit 102, and measures the number of the Ethernet packets by means of the packet counter 122 located therein. In step 330, the frame counter 141 located within the packet to SDH frame converting unit 140 measures the number of the frames that are to be transmitted to the virtual container group 142. In step 340, the signal processing unit 150 compares the number of the Ethernet packets measured by the packet counter 122 with the number of the frames measured by the frame counter 141 to determine whether the two values are equal to each other. If the two values are determined not to be equal in step 340, in step 345, an alarm is sent to an upper-level operation management software 400 that determines routes and manages service quality. If the two values are determined to be equal to each other in step 340, on the other hand, in step 350, information on the current state is transmitted to the signal processing unit 150. In step 355, normal data transfer is carried out. Through these steps, the performance of the Ethernet packets in the Ethernet system can be guaranteed.

FIG. 4 is a diagram illustrating an application of the apparatus and method for guaranteeing the performance of the Ethernet packets in the Ethernet system over networks according to a fourth preferred embodiment of the present invention.

The number of the Ethernet packets sorted by destinations or services, the number of the frames input to the virtual container group, current state information, and alarm information, which are obtained from each of first, second and third nodes 410, 420, and 430, are forwarded to the upper-level operation management software 400. The software determines available routes using the current state information collected from the respective nodes, and determines new routes if an alarm occurs, thereby guaranteeing of the performance of the Ethernet system.

The method of guaranteeing the performance of the Ethernet packets in the Ethernet system may be embodied as a computer readable medium having a computer readable program code unit embodied therein. The computer readable medium includes, but not limited to, storage media such as magnetic storage media (e.g., ROMs, RAMs, floppy disks, hard disks, etc.), optically readable media (e.g., CD-ROMs, DVDs, etc.) and carrier waves (e.g., transmissions over the Internet). The computer readable recording medium can be dispersively installed in a computer system connected to a network, and stored and executed as a computer readable code by a distributed computing environment. Furthermore, a font ROM data structure according to the present invention may be embodied as a computer readable medium having the computer readable program code unit embodied therein.

As described above, the apparatus and method for guaranteeing the performance of the Ethernet packets in the Ethernet system can guarantee the performance of the Ethernet packets as compared with the conventional art, can simply operate the system by managing the Ethernet packets having the same destinations in the same group, and can provide various services by effectively controlling the bandwidth when the routes are determined. Therefore, the present invention can maximize the performance and efficiency of the system that converts the Ethernet packets into the SDH frames and then transmits the SDH frames.

While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

*


Free Web Sudoku Puzzles.
Solve with your browser.
                6
    2   5 6     8
      4     3    
    1 8       9  
  3 6 9   7 2 4  
  4       3 8    
    9     1      
5     2 8   6    
4                
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!