Cascode signal driver with low harmonic content Number:6,744,294 from the United States Patent and Trademark Office (PTO) owispatent

Title: Cascode signal driver with low harmonic content

Abstract: A method and apparatus for minimizing harmonic content in a digital signal driver circuit are disclosed. A digital input signal applied to an input node generates a corresponding digital output in a circuit with two or more MOS devices in cascode connection with each other. The slew rate of one or more edge transitions associated with the output signal are controlled using one or more parasitic capacitances associated with the fabrication of two or more cascode connected MOS devices. The two or more cascode connected MOS devices may further each have gate electrodes connected to a fixed potential so as to minimize said harmonic content. A control signal may further be applied to each gate electrode to turn off a leakage current path between source and drain electrodes. Harmonics may further be controlled by limiting a conductance between gate electrodes and fixed potentials using an active or passive device.

Patent Number: 6,744,294 Issued on 06/01/2004 to Svensson,   et al.

---

Inventors:	Svensson; Lars (Goteborg, SE), Mattisson; Sven (Bjarred, SE)
Assignee:	Telefonaktiebolaget LM Ericsson (publ) (Stockholm, SE)
Appl. No.:	09/567,015
Filed:	May 9, 2000

---

Current U.S. Class:	327/170 ; 326/83; 327/112
Current International Class:	H03K 17/16 (20060101); H03K 19/003 (20060101)
Field of Search:	327/108,112,170,379,382,387,389,427,434,435,437,391,436,581 326/80,81,85,83,27

---

References Cited [Referenced By]

---

U.S. Patent Documents

	4069429		January 1978		White et al.
	5128560		July 1992		Chern et al.
	5198699		March 1993		Hashimoto et al.
	5220607		June 1993		Rebel
	5408497		April 1995		Baumann et al.
	5514992		May 1996		Tanaka et al.
	5557223		September 1996		Kuo
	5703519		December 1997		Crook et al.
	5748029		May 1998		Tomasini et al.
	5811992		September 1998		D'Souza
	5946175		August 1999		Yu
	6064230		May 2000		Singh
	6118302		September 2000		Turner et al.
	6124741		September 2000		Arcus
	6137338		October 2000		Marum et al.
	6144217		November 2000		Iwata et al.

Foreign Patent Documents

	0635932		Jan., 1995		EP
	57/31043		Feb., 1982		JP
	58/213531		Dec., 1983		JP
	63/74323		Apr., 1988		JP

Other References

Weste et al., Principle of CMOS VLSI Design--A Systems Perspective, 1993, Addison-Wesley Publishing Company, 2.sup.nd Edition, pp. 183-186.* . 1.Keiko Makie-Fukuda, et al., "Substrate Noise Reduction using Active Guard Band Filters in Mixed-Signal Integrated Circuits," 1995 Symposium on VLSI Circuits Digest of Technical Papers, Kyoto, Jun. 8-10, pp. 33-34. . Graeme, J., Applications of Operational Amplifiers--Third Generation Techniques, McGraw-Hill, 1973, pp. 53-57. . Microelectronics, Jacob Millman, McGraw-Hill, 1979, pp. 95-96..

Primary Examiner: Nguyen; Long
Attorney, Agent or Firm: Burns, Doane, Swecker & Mathis, L.L.P.

---

Parent Case Text

---

RELATED APPLICATION

This application claims priority under 35 U.S.C. .sctn..sctn.119 and/or 365 to U.S. Provisional Application No. 60/133,886 filed in The U.S. Patent and Trademark Office on May 12, 1999; the entire content of which is hereby incorporated by reference.

---

Claims

---

What is claimed is:

1. A method for minimizing harmonic content in a digital signal driver circuit, having a digital input signal applied to an input node associated with said driver circuit and generating a corresponding digital output signal on an output node associated with said driver circuit, said method comprising the steps of: connecting two or more MOS devices in cascode connection with each other and with said input node and said output node, wherein said two or more cascode connected MOS devices each comprise a gate electrode, a source electrode and a drain electrode; and controlling the slew rate of one or more edge transitions associated with said output signal using one or more parasitic capacitance values associated with said two or more cascode connected MOS devices such that said harmonic content is minimized when connecting at least one of said gate electrodes to a fixed potential; and applying a control signal to at least another of said gate electrodes to turn off a leakage current path between said corresponding each of said source and said drain electrodes when said circuit is in idle periods.

2. The method of claim 1, further comprising the step of limiting a conductance from said at least one of said gate electrodes to said fixed potential.

3. The method of claim 2, wherein said step of limiting further includes the step of limiting said conductance using an active device.

4. The method of claim 2, wherein said step of limiting further includes the step of limiting said conductance using a passive device.

5. A digital signal driver circuit for minimizing harmonic content, said circuit having an input node for receiving a digital input and an output node for outputting a corresponding digital output signal, said circuit comprising: two or more MOS devices in cascode connection with each other and connected with said input node and said output node, said two or more cascode connected MOS devices each include a gate electrode, a source electrode and a drain electrode; and one or more parasitic capacitance value means, associated with said two or more cascode connected MOS devices, for controlling the slew rate to have different timing requirements for leading and trailing transitions associated with said output signal such that said harmonic content is minimized, when at least one of said gate electrodes is coupled to a fixed potential and wherein a control signal is further applied to at least another of said gate electrodes to turn off a leakage current path between said corresponding each of said source and drain electrodes when said circuit is in idle periods.

6. The circuit of claim 5, further comprising a predetermined conductance element connected between said gate electrodes and said fixed potential.

7. The circuit of claim 6, wherein said predetermined conductance element is provided using an active device.

8. The circuit of claim 6, wherein said predetermined conductance element is provided using a passive device.

9. A digital signal driver circuit comprising: an input node for receiving an input voltage; an output node for outputting a corresponding digital output signal; at least two metal oxide semiconductor (MOS) devices connected in cascode to one another and connected between said input node and said output node to supply current to said output node based on said received input voltage; and at least one parasitic capacitance value means, associated with said at least two cascode connected MOS devices, for controlling the slew rate to have different timing requirements for leading and trailing edge transitions associated with said output signal such that harmonic content is minimized.

10. The driver circuit of claim 9, further comprising: means for turning off said at least two MOS devices during idle periods.

11. The driver circuit of claim 9, wherein said at least two cascode connected MOS devices include two N-type MOS devices cascode connected to operate as a switch.

12. The driver circuit of claim 9, wherein said at least two cascode connected MOS devices include two P-type MOS devices cascode connected to operate as a switch.

13. The driver circuit of claim 9, wherein said at least two cascode connected MOS devices include two P-type and two N-type MOS devices cascode connected to operate as a switch.

14. A method for minimizing harmonic content in a digital signal driver circuit, having a digital input signal applied to an input node associated with said driver circuit and generating a corresponding digital output signal on an output node associated with said driver circuit, said method comprising the steps of: connecting two or more MOS devices in cascode connection with each other and with said input node and said output node; and controlling the slew rate to have different timing requirements at leading and trailing edge transitions associated with said output signal based upon one or more parasitic capacitance values associated with said two or more cascode connected MOS devices such that said harmonic content is minimized.

15. A digital signal driver circuit for minimizing harmonic content, said circuit having an input node for receiving a digital input and an output node for outputting a corresponding digital output signal, said circuit comprising: two or more MOS devices in cascode connection with each other and connected with said input node and said output node; and one or more parasitic capacitance value means, associated with said two or more cascode connected MOS devices, for controlling the slew rate to have different timing requirements at leading and trailing edge transitions associated with said output signal such that said harmonic content is minimized.

---

Description

---

BACKGROUND

The present invention relates to circuit design, and more particularly to a method and apparatus for reducing harmonic interference in highly integrated mixed-mode circuits.

Modern telecommunications equipment requires increasing levels of integration for cost-effective manufacturing and to accommodate the trend toward increasingly smaller packaging. In particular, digital and analog system components are increasingly often integrated on the same semiconductor die. For low-cost consumer wireless terminals, such as cellular phones, the trend towards integrating radio-frequency circuitry with digital signal processing elements gives rise to problems traditionally solved by segregating or otherwise isolating analog and digital sections.

Issues of electromagnetic compatibility (EMC) of digital and analog circuitry must be solved for highly-integrated systems to work reliably. In particular, harmonic components of the switching noise of digital circuits can exist with magnitudes comparable to the magnitude of the radio-frequency signals of interest to the analog circuit sections. Harmonic interference introduced by digital circuits can cause degraded receiver performance or spectrum mask violations of transmitted signals.

High levels of high-order harmonics may be caused by abrupt changes in switching currents. Using fundamental Fourier analysis it is apparent that the sharper the edge of signals such as those produced in digital switching circuits, the wider the frequency spectrum of harmonics produced thereby. The greater the magnitude of the switching current, the greater the energy of the associated harmonics, thus increasing the likelihood of in-band noise energy in adjacent RF circuits.

The most abrupt current change in a standard driver is when one device, e.g., the n-channel device, turns on as its gate-source voltage exceeds its threshold voltage. Simple transistor models assume that no current flows below threshold; in actual devices, a small current does flow. The difference between currents above and below threshold is nevertheless pronounced. Due to the speed at which such a device turns on, undesirable high order harmonics may be produced leading to noise coupling into RF sections and reduced EMC between analog and digital sections.

EMC between digital and analog circuitry has traditionally been addressed using a multitude of known methods. Standard methods for the design of low-power digital circuits attempt to reduce the average switching currents and thereby reduce the absolute levels of the harmonics produced thereby. Lowering supply voltages for digital circuits attempts to reduce edge rates, currents and charges of associated digital signals, further reducing the harmonic content of the switching noise produced thereby. Shielding or filtering methods attempt to reduce the level of substrate noise coupling from digital to analog circuit sections (see, for example, Makie-Fukuda et al. 95 K. Makie-Fukuda, S. Maeda, T. Tsukada & T. Matsuura, "Substrate noise reduction using active guard band filters in mixed-signal integrated circuits," Symposium on VLSI Circuits, Kyoto, 8-10 June, pp. 33-34, 1995.).

Noise may be further exacerbated by small reference voltage differences between circuit components. Although these voltages may be reduced by carefully controlling reference voltage levels, they may nevertheless enter unbalanced signal paths through common-impedance coupling and further, may enter balanced paths through common-mode conversion. The periodic charge and discharge of parasitic capacitances may also cause small but significant currents to flow within substrates.

Radio-frequency circuits can be made more noise resilient through techniques such as dual-rail, balanced signal paths. (See, for example, A. Graeme, J, Applications of Operational Amplifiers--Third Generation Techniques, McGraw-Hill, 1973, pgs 53 to 57.) Such methods are increasingly expensive in terms of area, delay, or power dissipation when applied with greater rigor, and do not always provide a satisfactory solution to problems associated with noise reduction.

Some approaches exist for reducing harmonic interferer which have provided varying results. For example, U.S. Pat. No. 5,514,992 to Tanaka, discloses a low-distortion cascode amplifier circuit. Distortion may be reduced in Tanaka by virtue of a higher transconductance of the cascode device in relation to the input device when a spectrally well-defined analog signal with few components is applied. However, Tanaka fails to address the spectral qualities of an output signal when a digital switching signal with a large number of ill-defined spectral components are applied to the circuitry.

A further approach to the reduction of undesirable harmonics is disclosed in Japanese Patent JP 63/074323 to Imamura. Imamura discloses a cascode current source with AC feedback wherein output conductance of the current source is frequency-dependent, e.g., some harmonic components of the output signal will be attenuated more than others providing stable current output. Imamura does not disclose, however, an approach for reducing harmonics on an output signal based on a digital switching input signal.

Yet another general approach to avoiding the deleterious effects of such abrupt switching currents is to continuously operate switching devices at a current level above a threshold, with the resulting logic styles resembling bipolar logic styles such as ECL, and the like. Such an approach, however, may be accompanied by negative side effects, including increased static power dissipation, as such devices are never fully turned off.

It would be appreciated in the art therefore for a method and apparatus for reducing the harmonic components associated with digital switching signals thus improving the EMC between analog and digital sections of mixed mode integrated circuitry without the negative side effects created by conventional solutions which attempt to address this problem.

SUMMARY

It is therefore an object of the present invention to provide a method and apparatus capable of reducing high order harmonics associated with a digital switching signal without significantly reducing switching speed.

It is a further object of the invention to provide a method and apparatus that eliminates passive components from a switching circuit design and uses only MOS components.

It is still a further object of the invention to provide a method and apparatus that provides a signal driver that is node compatible with existing driver circuits and therefore does not require modification to existing circuit layout tools.

In accordance with one aspect of the invention, the foregoing and other objects are achieved in a method and apparatus for reducing harmonics in a switching voltage waveform using first and second MOS switches to drive a load. The first and second MOS switches in accordance with the present invention may be an N-channel and a P-channel switch coupled together. Each N-channel and P-channel switch may further include two devices in cascode connection such that the rate of change of current through the load is not as abrupt as with conventional methods for digital signal switching.

In accordance with another aspect of the invention, first and second MOS switches may drive a load that has different timing requirements for the leading and trailing signal edge transitions. For example, for a load that requires a fast trailing edge from an applied switching signal, a driver in accordance with the present invention may use a cascode connection on the one of the first and second MOS switches responsible for generating the rising edge of the signal and vice versa. The cascode switch, in providing a slower edge transition, may produce fewer harmonics. Such a single sided driver would reduce power dissipation and silicon area.

In accordance with still another aspect of the invention, a control signal may be applied to one or both cascode switches disable the associated cascode switch during idle periods. Such a control signal would reduce standby currents.

In accordance with yet another aspect of the invention, by controlling capacitive coupling between the output node, cascode nodes, and gate nodes and controlling conductance between the output node, cascode nodes, gate nodes and supply planes, performance may be improved.

BRIEF DESCRIPTION OF THE DRAWINGS

The objects and advantages of the invention will be understood by reading the following detailed description in conjunction with the drawings, in which:

FIG. 1A is schematic diagram illustrating exemplary N and P type MOS switches with exemplary cascode connected devices and parasitic capacitances in accordance with one aspect of the present invention;

FIG. 1B is schematic diagram illustrating exemplary N and P type MOS switches with exemplary cascode connected devices, parasitic capacitances in an alternative configuration further in accordance with another aspect of the present invention;

FIG. 1C is diagram illustrating an exemplary n type substrate and p type MOS channels with exemplary parasitic capacitances in accordance with another aspect of the present invention;

FIG. 2A is a graph illustrating an exemplary voltage waveform generated in accordance with the present invention;

FIG. 2B is a graph illustrating an exemplary frequency spectrum associated with the exemplary voltage waveform illustrated in FIG. 2A, generated in accordance with the present invention;

FIG. 3 is schematic diagram illustrating an exemplary N type MOS switch with exemplary cascode connected devices in accordance with another aspect of the present invention;

FIG. 4 is schematic diagram illustrating an exemplary P type MOS switch with exemplary cascode connected devices in accordance with still another aspect of the present invention; and

FIGS. 5 and 6 are schematic diagrams illustrating exemplary N and P type MOS switches with exemplary cascode connected devices and control signals in accordance with yet another aspect of the present invention.

DETAILED DESCRIPTION

The various features of the invention will now be described with reference to the figures, in which like parts are identified with the same reference characters.

In the following description, reference is made to various devices, units, and the like. It will be understood that any and all of such devices, units, and the like can be implemented in any of a number of well-known techniques, including implementation by means of a suitable set of program instructions stored on a computer readable storage medium (e.g., various types of magnetic and optical storage media) for controlling a general purpose processor, as well as by means of specially designed dedicated hardware components. Any and all of such embodiments, and combinations thereof, are intended to be included within the scope of the following figures and discussion.

As can be seen from FIG. 1A, exemplary driver 100 is shown in accordance with the present invention which uses cascode-connected devices P1110, P2120, N1130, and N2140. The operation of driver 100 may be described generally as follows: when the voltage level on input node 180 is low, a low level may be correspondingly applied to gate node 132 of N1130 and gate node 142 of N2140 thus biasing N1130 and N2140 in the off or non-conducting state. The low signal applied to input node 180 may be correspondingly applied to gate node 112 of P1110 and gate node 122 of P2120 thus biasing P1110 and P2120 in the on or conducting state. Accordingly, the signal level appearing at output node 171 is high consistent with being connected to supply rail 114. Parasitic capacitance CN 160 may be charged to a voltage level corresponding to the threshold voltage of N2140. Parasitic capacitance CP 150 will be charged to the voltage level of supply rail 114. The capacitance value of CP 150 and CN 160 may further be incorporated as a design parameter to impact the speed at which the transitions occur in the corresponding cascode devices. Capacitive coupling of output node 171 and cascode nodes 151 and 161 to gate nodes 122 and 132 of cascode devices P2120 and N1130 together with limiting conductance to supply rails 114 and 115 could further improve performance as shown in FIG. 1B with capacitances CN2162, CP2152 and output capacitance 173.

When the voltage level on input node 180 and thus the voltage level applied to gate node 142 of N2 transitions to positive-going and reaches the threshold voltage of N2140, N2140 conducts and begins to discharge CN 160. The discharge of CN 160 and the corresponding fall in voltage level at node 161, in common with drain node 141 of N2140 and source node 133 of N1130 serves to turn on N1130, which in turn begins to discharge load capacitance 170. Thus by controlling parasitic capacitances signal output characteristics may be controlled.

As is illustrated in FIG. 1C, parasitic capacitance is a by-product of semiconductor fabrication. Exemplary n substrate 181 may be diffused in an isolation diffusion process using masks 183, or otherwise processed as is known in the art, to create p regions 182. Both p regions 182 may be connected to n substrate 181 through a barrier known as a transition capacitance or parasitic capacitance C.sub.p 180. For more detailed explanation, see Microelectronics, Jacob Millman, McGraw Hill 1979, pp 95-96. It is important to note that since transition capacitance is a by-product of fabrication, it can thereby be controlled to provide advantages in accordance with the present invention.

Referring now to FIG. 2A and FIG. 2B, since the charge on CN 160 may be represented as an additional state variable in the circuit analysis of driver 100, an extra high-frequency rolloff in the harmonic spectrum is introduced. As illustrated in FIG. 2B, the ratio of the parasitic capacitance to the load capacitance influences the location of breakpoint 250 of the spectrum rolloff 200. A higher value for parasitic capacitance CP 150 and/or CN 160 slows the associated voltage change at the respective cascode node 151 and/or 161 and thus reduces the rate of change of the output current level resulting in greater attenuation of the high-order harmonics as shown in FIG. 2B. Relative widths of cascode devices P1110, P2120 and N1130, N2140 as compared to the input-connected devices (not shown) may further affect the harmonic spectra at output node 170.

Driver 100 may be primarily suitable for relatively large loads that are primarily attributable to relatively large overhead, in terms of hardware, dynamic power dissipation, and the like. Accordingly, driver 100 in accordance with the present invention may be particularly well suited for driving, for example, off-chip loads. Moreover, the harmonic spectrum of current pulses associated with the operation of driver 100 on supply rail 114 is much less than that associated with load 170, as, for example, CN 160 is in saturation during turn on, and its drain current is only weakly related to drain voltage. Therefore, driver 100 would be further well suited for application where the main transport mechanism for switching noise is capacitive coupling associated with output node 171 and its associated circuit network.

In accordance with further embodiments of the present invention as illustrated in FIG. 3 and FIG. 4, a single-sided version of driver 100 may be envisioned where, for example, only the nFET branch, e.g., N1130 and N2140 in FIG. 3 or only the pFET branch, e.g., P1110 and P2120 in FIG. 4 would use a cascode connection. Such embodiments may be useful where the transition time requirements for one edge transition of a signal output at node 171 are much more stringent than for the other. For example, to reduce harmonics on the rising edge of a signal output at node 171 having relatively stringent timing requirements for the falling edge transition, pFET branch, e.g., P1110 and P2120 in FIG. 4 may be cascode connected and would operate in the above described manner associated with the description of FIG. 1. Conversely, nFET branch 400 could be configured in a more conventional manner (not shown in detail) to meet more stringent falling edge timing requirements. Accordingly, with more stringent rising edge timing requirements, nFET branch, e.g., N1130 and N2140 in FIG. 3 could be cascode connected to provide a reduced harmonic content falling edge with pFET branch 300 connected in a more conventional manner to provide improved timing for a rising edge.

In accordance with yet another embodiment of the present invention, cascode connected switches P1110, P2120 and N1130, N2140 whether configured for single or dual cascode operation as in any of the foregoing embodiments, may be connected to a control signal as illustrated in FIGS. 5 and 6. Control signals 512 and 522 would turn off cascade devices 510 and 520 respectively during prolonged idle periods. Such a procedure would help reduce standby current in a low-threshold process.

The invention has been described with reference to a variety of embodiments. However, it will be readily apparent to those skilled in the art that it is possible to embody the invention in specific forms other than those of the preferred embodiment described above. This may be done without departing from the spirit of the invention. For example, it may be desirable to provide capacitive coupling of the output and cascode nodes to the gate nodes of the cascode devices along with limited conductance to the supply network to improve performance. This can be accomplished, for example, by using a MOSFET 200 or resistor 201 connected to gate 132 in FIG. 1A to amplify the influence of the parasitic capacitance to limit the rate of change of charge even further. The preferred embodiment is merely illustrative and should not be considered restrictive in any way. The scope of the invention is given by the appended claims, rather than the preceding description, and all variations and equivalents which fall within the range of the claims are intended to be embraced therein.

*