Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Level shifter with boost and attenuation programming
Patent Number: 7,417,484 Issued on 08/26/2008 to Voo

Title: Wide-band wide-swing CMOS gain enhancement technique and method therefor
Patent Number: 7,417,483 Issued on 08/26/2008 to Wong,   et al.

Title: Adaptive voltage scaling for an electronics device
Patent Number: 7,417,482 Issued on 08/26/2008 to Elgebaly,   et al.

Title: Controlling signal states and leakage current during a sleep mode
Patent Number: 7,417,481 Issued on 08/26/2008 to Ahsanullah,   et al.

Title: Delay line circuit
Patent Number: 7,417,478 Issued on 08/26/2008 to Kim,   et al.

Title: Circuit and method for generating power up signal
Patent Number: 7,417,475 Issued on 08/26/2008 to Byeon,   et al.

Title: Clock frequency division methods and circuits
Patent Number: 7,417,474 Issued on 08/26/2008 to Jamal

Title: Multi-channel integrated circuit
Patent Number: 7,417,472 Issued on 08/26/2008 to Tumer,   et al.

Title: Voltage comparator having hysteresis characteristics
Patent Number: 7,417,471 Issued on 08/26/2008 to Gong,   et al.

Title: Phase frequency detector with a novel D flip flop
Patent Number: 7,417,470 Issued on 08/26/2008 to Riley

Title: Compensation for leakage current from dynamic storage node variation by the utilization of an automatic self-adaptive keeper
Patent Number: 7,417,469 Issued on 08/26/2008 to Cheng,   et al.

Title: Dynamic and differential CMOS logic with signal-independent power consumption to withstand differential power analysis
Patent Number: 7,417,468 Issued on 08/26/2008 to Verbauwhede,   et al.

Title: Flip-flop circuit and frequency divider using the flip-flop circuit
Patent Number: 7,417,466 Issued on 08/26/2008 to Akahori

Title: N-domino output latch
Patent Number: 7,417,465 Issued on 08/26/2008 to Lundberg,   et al.

Title: Bi-directional signal transmission system
Patent Number: 7,417,464 Issued on 08/26/2008 to Crawford

Title: Wireline transmission circuit
Patent Number: 7,417,463 Issued on 08/26/2008 to Danesh,   et al.

Title: Variable external interface circuitry on programmable logic device integrated circuits
Patent Number: 7,417,462 Issued on 08/26/2008 to Wong,   et al.

Title: Multi-standard transmitter
Patent Number: 7,417,460 Issued on 08/26/2008 to De Laurentiis,   et al.

Title: On-die offset reference circuit block
Patent Number: 7,417,459 Issued on 08/26/2008 to Wilson,   et al.

Title: Gate driving circuit and display apparatus having the same
Patent Number: 7,417,458 Issued on 08/26/2008 to Ahn,   et al.

Title: Scalable non-blocking switching network for programmable logic
Patent Number: 7,417,457 Issued on 08/26/2008 to Pani,   et al.

Title: Dedicated logic cells employing sequential logic and control logic functions
Patent Number: 7,417,456 Issued on 08/26/2008 to Verma,   et al.

Title: Programmable function generator and method operating as combinational, sequential and routing cells
Patent Number: 7,417,455 Issued on 08/26/2008 to Verma,   et al.

Title: Low-swing interconnections for field programmable gate arrays
Patent Number: 7,417,454 Issued on 08/26/2008 to Rahman,   et al.

Title: System and method for dynamically executing a function in a programmable logic array
Patent Number: 7,417,453 Issued on 08/26/2008 to Goodnow,   et al.

Title: Techniques for providing adjustable on-chip termination impedance
Patent Number: 7,417,452 Issued on 08/26/2008 to Wang,   et al.

Title: Leakage power management with NDR isolation devices
Patent Number: 7,417,451 Issued on 08/26/2008 to Kawa

Title: Testing combinational logic die with bidirectional TDI-TMS/TDO chanel circuit
Patent Number: 7,417,450 Issued on 08/26/2008 to Whetsel

Title: Wafer stage storage structure speed testing
Patent Number: 7,417,449 Issued on 08/26/2008 to Posey,   et al.

Title: System to calibrate on-die temperature sensor
Patent Number: 7,417,448 Issued on 08/26/2008 to Lim,   et al.

Title: Probe cards employing probes having retaining portions for potting in a retention arrangement
Patent Number: 7,417,447 Issued on 08/26/2008 to Kister

Title: Probe for combined signals
Patent Number: 7,417,446 Issued on 08/26/2008 to Hayden,   et al.

Title: Probing method and prober for measuring electrical characteristics of circuit devices
Patent Number: 7,417,445 Issued on 08/26/2008 to Sakagawa,   et al.

Title: Method and apparatus for inspecting integrated circuit pattern
Patent Number: 7,417,444 Issued on 08/26/2008 to Shinada,   et al.

Title: Determination of effective resistance between a power sourcing equipment and a powered device
Patent Number: 7,417,443 Issued on 08/26/2008 to Admon,   et al.

Title: Method and apparatus for testing tunnel magnetoresistive effect element, manufacturing method of tunnel magnetoresistive effect element and tunnel magnetoresistive effect element
Patent Number: 7,417,442 Issued on 08/26/2008 to Hachisuka,   et al.

Title: Methods and systems for guarding a charge transfer capacitance sensor for proximity detection
Patent Number: 7,417,441 Issued on 08/26/2008 to Reynolds

Title: Methods and systems for the rapid detection of concealed objects
Patent Number: 7,417,440 Issued on 08/26/2008 to Peschmann,   et al.

Title: Impedance conversion circuit and integrated circuit including thereof
Patent Number: 7,417,439 Issued on 08/26/2008 to Hirabayashi,   et al.

Title: Battery voltage measurement apparatus
Patent Number: 7,417,438 Issued on 08/26/2008 to Miyamoto

Title: Vehicle battery testing assembly
Patent Number: 7,417,437 Issued on 08/26/2008 to Torres

Title: Selectable tap induction coil
Patent Number: 7,417,436 Issued on 08/26/2008 to Chesser,   et al.

Title: Method for generating a homogeneous magnetization in a spatial examination volume of a magnetic resonance installation
Patent Number: 7,417,435 Issued on 08/26/2008 to Diehl

Title: Magnetic resonance imaging system with iron-assisted magnetic field gradient system
Patent Number: 7,417,434 Issued on 08/26/2008 to Overweg

Title: Method, examination apparatus and antenna array for magnetic resonance data acquisition
Patent Number: 7,417,433 Issued on 08/26/2008 to Heid,   et al.

Title: Asymmetric ultra-short gradient coil for magnetic resonance imaging system
Patent Number: 7,417,432 Issued on 08/26/2008 to Overweg

Title: Coil array for magnetic resonance imaging with reduced coupling between adjacent coils
Patent Number: 7,417,431 Issued on 08/26/2008 to Lanz,   et al.

Title: Continuous moving-table MRI contrast manipulation and/or update of scanning parameters
Patent Number: 7,417,430 Issued on 08/26/2008 to Aldefeld,   et al.

Title: Fibre tracking magnetic resonance imaging
Patent Number: 7,417,428 Issued on 08/26/2008 to Hoogenraad,   et al.

Title: Magnetic resonance data acquisition method and apparatus
Patent Number: 7,417,427 Issued on 08/26/2008 to Porter

Title: Continuous observation apparatus and method of magnetic flux distribution
Patent Number: 7,417,425 Issued on 08/26/2008 to Machi,   et al.

Title: Magnetic-field-measuring device
Patent Number: 7,417,424 Issued on 08/26/2008 to Desplats,   et al.

Title: Method of testing a magnetic head for eliminating defective magnetic heads
Patent Number: 7,417,423 Issued on 08/26/2008 to Sudou

Title: Rotary manipulation type input apparatus
Patent Number: 7,417,422 Issued on 08/26/2008 to Kang

Title: Switch to bypass optical diode for reducing power consumption of electrical meters
Patent Number: 7,417,420 Issued on 08/26/2008 to Shuey

Title: Method and arrangement for connecting electrical components in an electricity meter
Patent Number: 7,417,419 Issued on 08/26/2008 to Tate

Title: Thin film sensor
Patent Number: 7,417,418 Issued on 08/26/2008 to Ayliffe

Title: Spill-resistant beverage container with detection and notification indicator
Patent Number: 7,417,417 Issued on 08/26/2008 to Williams,   et al.

Title: Regulator with load tracking bias
Patent Number: 7,417,416 Issued on 08/26/2008 to Rasmus

Title: Voltage-controlled current source
Patent Number: 7,417,415 Issued on 08/26/2008 to Yen,   et al.

Title: DC-DC converter utilizing a modified Schmitt trigger circuit and method of modulating a pulse width
Patent Number: 7,417,412 Issued on 08/26/2008 to Koh

Title: Method and apparatus for power control
Patent Number: 7,417,410 Issued on 08/26/2008 to Clark, III,   et al.

Title: Power losses reduction in switching power converters
Patent Number: 7,417,409 Issued on 08/26/2008 to Partridge

Title: Method and arrangement for charging capacitors of direct-voltage intermediate circuit of frequency converter
Patent Number: 7,417,408 Issued on 08/26/2008 to Poyhonen,   et al.

Title: Circuit with a switch for charging a battery in a battery capacitor circuit
Patent Number: 7,417,407 Issued on 08/26/2008 to Stuart,   et al.

Title: Electronic apparatus that determines a characteristic of a battery
Patent Number: 7,417,406 Issued on 08/26/2008 to Miwa,   et al.

Title: Power recharger for use with robot cleaner
Patent Number: 7,417,404 Issued on 08/26/2008 to Lee,   et al.

Title: Compartment adaptor assembly for receiving an alternate sized battery into night vision goggles
Patent Number: 7,417,403 Issued on 08/26/2008 to Hankel,   et al.

Title: Method and device for operating a drive mechanism
Patent Number: 7,417,401 Issued on 08/26/2008 to Schweizer,   et al.

Title: Motor controller
Patent Number: 7,417,400 Issued on 08/26/2008 to Takeishi,   et al.

Title: Integrated motor device and method of setting and reading driver configuration parameters using driver configuration data embedded in driver control signals
Patent Number: 7,417,399 Issued on 08/26/2008 to Chang

Title: Vacuum pump
Patent Number: 7,417,398 Issued on 08/26/2008 to Kozaki,   et al.

Title: Automated shade control method and system
Patent Number: 7,417,397 Issued on 08/26/2008 to Berman,   et al.

Title: Manual operation device for automotive vehicle
Patent Number: 7,417,396 Issued on 08/26/2008 to Yoshida,   et al.

Title: Switch-based door and ramp interface system
Patent Number: 7,417,395 Issued on 08/26/2008 to Edwards,   et al.

Circuit configuration and method for measuring and limiting currents Number:6,975,495 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Circuit configuration and method for measuring and limiting currents

Abstract: A circuit configuration and a method for determining a current drawn from a mains by a converter through a dc voltage intermediate circuit, replaces a required pulse-resistant input current measuring resistor with a conductor track of the circuit configuration itself. Since the input current drawn from the mains by the dc voltage intermediate circuit is on average equal to the output current delivered to the converter, the present resistance of the conductor track is given by the resistance of the measuring resistor downstream of the dc voltage intermediate circuit, weighted with the quotient of the input and output voltage drops. In that way, the mains current and therewith the power factor can be influenced by way of a current limiter without requiring an expensive pulse-resistant special resistor for mains current measurement.

Patent Number: 6,975,495 Issued on 12/13/2005 to Weinmann


Inventors: Weinmann; Martin (Bad Waldsee, DE)
Assignee: Diehl AKO Stiftung & Co. KG (Munich, DE)
Appl. No.: 352681
Filed: January 28, 2003

Foreign Application Priority Data

Jan 31, 2002[DE]102 03 813

Current U.S. Class: 361/93.1
Intern'l Class: H02H 009/04
Field of Search: 361/58,937,931 363/37 324/601,691


References Cited [Referenced By]

U.S. Patent Documents
5258738Nov., 1993Schat.
6111766Aug., 2000Chang et al.
6313977Nov., 2001Hauer.
Foreign Patent Documents
90 15 206.9Feb., 1991DE.
43 39 551Oct., 1994DE.
198 34 315Feb., 2000DE.
198 38 974Mar., 2000DE.
100 13 345Oct., 2001DE.

Primary Examiner: Sircus; Brian
Assistant Examiner: Benenson; Boris
Attorney, Agent or Firm: Greenberg; Laurence A., Stemer; Werner H., Locher; Ralph E.

Claims



1. A method of ascertaining an input current, which comprises:

providing a dc voltage intermediate circuit;

providing a converter receiving the input current to be ascertained, from the dc voltage intermediate circuit;

providing an input current measuring resistor upstream of the dc voltage intermediate circuit;

providing a known output current measuring resistor downstream of the dc voltage intermediate circuit, defining an output voltage drop across the output current measuring resistor;

determining an input current upstream of the dc voltage intermediate circuit as a quotient of an input voltage drop across the input current measuring resistor and a magnitude of the input current measuring resistor; and

determining the magnitude of the input current measuring resistor by evaluating the known output current measuring resistor with a quotient of a currently measured period mean value of the input voltage drop and the output voltage drop.

2. The method according to claim 1, which further comprises measuring the voltage drop at both of the current measuring resistors at least quasi-continuously.

3. The method according to claim 2, which further comprises:

providing a rectifier bridge receiving current from a mains;

providing a limiter circuit between the rectifier bridge and the dc voltage intermediate circuit; and

limiting current consumption from the mains with the limiter circuit in dependence on the measured voltage drop between the dc voltage intermediate circuit and the rectifier bridge, for improving a power factor as a consequence of damping harmonics by sinusoidal current consumption and limiting an effective current consumption from the mains to a fuse-specific reference value in the case of extreme mains impedance.

4. The method according to claim 3, which further comprises ascertaining the output voltage drop through the use of a current flowing from the dc voltage intermediate circuit to the converter, with an SMD thick-film resistor.

5. The method according to claim 1, which further comprises carrying out the step of determining the magnitude of the input current measuring resistor by multiplying the magnitude of the known output current measuring resistor by a quotient of measured voltages at the input current measuring resistor and at the output current measuring resistor.

6. The method according to claim 2, which further comprises limiting current consumption from the mains by limiting the motor power if the effective mains current consumption exceeds the limit of a fuse-specific reference value.
Description



BACKGROUND OF THE INVENTION

Field of the Invention

The invention relates to a circuit configuration for ascertaining a current drawn by a converter through a dc voltage intermediate circuit having measuring resistors upstream and downstream of the dc voltage intermediate circuit. The invention also relates to a method of ascertaining an input current drawn by a converter through a dc voltage intermediate circuit, through the use of voltage measurement at measuring resistors upstream and downstream of the dc voltage intermediate circuit. The input current upstream of the dc voltage intermediate circuit is determined as a quotient of a voltage drop and a magnitude of the input current measuring resistor.

A circuit configuration of that kind is known from FIG. 6 of German Published, Non-prosecuted Patent Application DE 198 34 315 A1, corresponding to U.S. patent application Ser. No. 09/363,866. The circuit configuration shown therein substantially includes a rectifier bridge connected to the mains, a dc voltage intermediate circuit and a six-pulse converter which is fed therefrom and feeds a three-phase motor. In addition, a respective measuring resistor is disposed between the rectifier bridge and the dc voltage intermediate circuit as well as between the latter and the converter. The last, downstream measuring resistor measures the converter current from the dc voltage intermediate circuit and the upstream measuring resistor measures the input current drawn from the mains.

The input current which is ascertained at the upstream measuring resistor can serve as a regulating parameter, for active control of the current drawn from the mains, through the use of a current limiter circuit. That makes it possible to reduce the effective current, improve the power factor (referred to as power factor control or PFC) and limit the power drawn from the mains to a maximum value which, in spite of a momentarily relatively high current demand, still does not cause a mains fuse protection to trip. Since that measuring resistor must be constructed in such a way that it withstands and remains undamaged during high current peaks, particularly when charging up a discharged intermediate circuit capacitor, it is necessary to use a pulse-resistant resistor in that case. The pulse-resistant resistor has a very high individual item cost and by virtue of its dimensions is usually not suitable for automatic equipment in a circuit configuration.

SUMMARY OF THE INVENTION

It is accordingly an object of the invention to provide a circuit configuration and a method for measuring and limiting currents, which overcome the hereinafore-mentioned disadvantages of the heretofore-known devices and methods of this general type, which measure a mains current received from a converter through a dc voltage intermediate circuit and which make it possible to forego the use of a special pulse-resistant resistor.

With the foregoing and other objects in view there is provided, in accordance with the invention, a circuit configuration for ascertaining a current. The circuit configuration comprises a dc voltage intermediate circuit. A converter receives the current to be ascertained, from the dc voltage intermediate circuit. An output current measuring resistor is disposed downstream of the do voltage intermediate circuit. An input current measuring resistor is disposed upstream of the dc voltage intermediate circuit and is a conductor track of the circuit configuration.

In accordance with another feature of the invention, a conventional resistor such as, for example, an SMD thick-film resistor, is still used as the output current measuring resistor, downstream of the dc voltage intermediate circuit. With the objects of the invention in view, there is also provided a method of ascertaining an input current, which comprises providing a dc voltage intermediate circuit, a converter receiving the input current to be ascertained, from the dc voltage intermediate circuit, an input current measuring resistor upstream of the dc voltage intermediate circuit, and a known output current measuring resistor downstream of the dc voltage intermediate circuit, defining an output voltage drop across the output current measuring resistor. An input current upstream of the dc voltage intermediate circuit is determined as a quotient of an input voltage drop across the input current measuring resistor and a magnitude of the input current measuring resistor. The magnitude of the input current measuring resistor is determined by evaluating the known output current measuring resistor with a quotient of a currently measured period mean value of the input voltage drop and the output voltage drop.

Therefore, the method of ascertaining the mains current which is obtained by way of a dc voltage intermediate circuit is based on voltage measurement at measuring resistors upstream and downstream of the dc voltage intermediate circuit. Since the intermediate circuit capacitor on average delivers as much charge to the converter as it has previously received from the mains, the input current upstream and the output current downstream of the dc voltage intermediate circuit are on average the same. They can be described in accordance with Ohm's law by voltage and resistance. Accordingly, the initially indeterminate magnitude of the input current measuring resistor is determined from the known magnitude of the output current measuring resistor multiplied by the quotient of the measured voltages at the input current measuring resistor and at the output current measuring resistor. If measurement of the voltages at the two measuring resistors is implemented continuously or quasi-continuously, it is possible to ascertain a present period mean value therefrom.

The input current being ascertained is a measurement with respect to the current consumption from the mains. It can be influenced by way of a current limiter and can thus regulate the power factor without requiring an expensive pulse-resistant special resistor for mains current measurement.

Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in a circuit configuration and a method for measuring and limiting currents, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWING

The figure of the drawing is a schematic and block diagram of a circuit configuration according to the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now in detail to the single figure of the drawing, there is seen a simplified topology of a circuit configuration 10 according to the invention for active power factor correction by control of current consumption from a mains 11. An intermediate circuit capacitor 14, disposed in a dc voltage intermediate circuit 13, is charged by way of a rectifier bridge 12 which is connected to the mains 11. A rotating-field motor 18 connected downstream of a converter 15 is fed with power from the capacitor 14, in accordance with an actuation of switching devices 16 and 17 in half-branches of the converter 15, and the intermediate circuit capacitor 14 is correspondingly discharged. The intermediate circuit capacitor 14 is re-charged from the mains 11 by way of the rectifier bridge 12.

The current from the dc voltage intermediate circuit 13 flows by way of a measuring resistor 19 to the converter 15. The operation of ascertaining the current is implemented at the output current measuring resistor 19, which has a known magnitude or value Ru, by measuring a voltage drop URu. An upstream measuring resistor 20 is connected between the dc voltage intermediate circuit 13 and the rectifier bridge 12 for measuring an input current Ie. The input current Ie which is ascertained in this case can be used for controlling mains current consumption for recharging the intermediate circuit capacitor 14, by way of a current limiter circuit 9.

The input current measuring resistor 20 upstream of the dc voltage intermediate circuit 13 is a conductor track or path of the circuit 10 itself, at which a voltage drop URe is measured. A quotient of that voltage drop URe and a magnitude or value Re of the input current measuring resistor 20 supplies the input current Ie.

The small voltage drops URu and URe which are respectively taken off at the measuring resistors 19 and 20 are amplified by respective amplifiers 21 and 22 to a processing level for an analog-to-digital converter 23 which thus feeds a control device 24 that controls the current limiter 9. The control device 24 is, for example, a microcontroller.

The current drawn from the mains 11 is limited through the use of the circuit 9 in dependence on the measured voltage drop URe between the dc voltage intermediate circuit 13 and the rectifier bridge 12. In this way, a power factor is improved as a consequence of damping harmonics by a sinusoidal current consumption or in the case of an extreme mains impedance the effective current consumption from the mains 11 is limited to a fuse-specific reference value.

In order to determine the magnitude or value Re of the input current measuring resistor 20 which, by virtue of being in the form of a conductor track or path, is not clearly determined and is not constant, and in order to thereby compensate for errors which are caused by film thickness tolerances for the conductor track, non-unitary temperature coefficients, oxidation and so forth, measurement of the voltage drop URe is effected at least quasi-continuously, and likewise with the measurement of the voltage drop URu at the output current measuring resistor 19. The integral mean values of the voltage drop at the measuring resistors 19 and 20 are ascertained from those measurements during a mains period which is given by the reciprocal value of the mains frequency.

The method of current measurement makes use of the fact that a charge flowing by way of the input current measuring resistor 20, for charging up the intermediate circuit capacitor 14, upon the subsequent discharge thereof for feeding the converter 15, flows away again at an identical magnitude by way of the output current measuring resistor 19. As a consequence of this, the mean value of the current flow Ie through the input current measuring resistor 20 during a mains period is equal to the mean value of a current flow Iu through the output current measuring resistor 19 during a mains period.

In accordance with Ohm's law, the period mean value of the respective current flow Ie and Iu through one of the respective measuring resistors 19 and 20 is described by the quotient of the mean value of the respective input voltage drop URe and output voltage drop URu at the respective measuring resistors 20 and 19 during a mains period and the magnitude Re and Ru of the respective measuring resistors 20 and 19.

As stated above, the voltage drop URe and URu is measured at the measuring resistors 20 and 19. The magnitude Ru of the output current measuring resistor 19 is also known. However, it is necessary to ascertain the indeterminate value Re of the input current measuring resistor 20 for the purposes of measuring the current flow Ie. That is effected by evaluation of the magnitude Ru of the output current measuring resistor 19 with the quotient of currently measured period mean values of the input voltage drop URe at the measuring resistor 20 and the output voltage drop URu at the measuring resistor 19.

Preferably, the voltage drop at the two measuring resistors 19 and 20 is measured continuously. It is possible to regulate the current consumption from the mains 11 by way of the current limiter 9 or by way of the motor power limitation by means of converter 15, in dependence on the measured input voltage drop URe between the dc voltage intermediate circuit 13 and the rectifier bridge 12.

An SMD thick-film resistor which can be inserted without any difficulty can be used as the output current measuring resistor 19 for measuring the output voltage drop URu downstream of the dc voltage intermediate circuit 13.

Therefore, in accordance with the invention, a circuit configuration 10 for determining the current Ie drawn from the mains 11 by a converter 15 through a dc voltage intermediate circuit 13 replaces the pulse-resistant input current measuring resistor 20, which is necessary anyway, with a conductor track or path of the circuit configuration itself. Since the input current Ie drawn from the mains 11 by the dc voltage intermediate circuit 13 is on average equal to the output current Iu delivered to the converter 15, the present resistance Re of the conductor track is given by the resistance Ru of the measuring resistor 19 downstream of the dc voltage intermediate circuit 13, weighted with the quotient URe/URu of the input and output voltage drop. In that way, the mains current and therewith the power factor can be influenced by way of a current limiter 9 without requiring an expensive pulse-resistant special resistor for mains current measurement.

*


Free Web Sudoku Puzzles.
Solve with your browser.
    2            
  9 1 7     3   6
        3 8      
    6     4 2 7  
  4           5  
  7 9 2     1    
      3 8        
3   8     6 5 2  
            4    
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!