Configurable IC having a routing fabric with storage elements Number:7,521,959 from the United States Patent and Trademark Office (PTO) owispatent Some embodiments provide a configurable IC that includes a configurable routing fabric with storage elements. In some embodiments, the routing fabric provides a communication pathway that routes signals to and from source and destination components. The routing fabric of some embodiments provides the ability to selectively store the signals passing through the routing fabric within the storage elements of the routing fabric. In this manner, a source or destination component continually performs operations (e.g., computational or routing) irrespective of whether a previous signal from or to such a component is stored within the routing fabric. The source and destination components include configurable logic circuits, configurable interconnect circuits, and various other circuits that receive or distribute signals throughout the configurable IC.<H Configurable, elements, Configurable, IC, 7521959.html, Patent, pto, 7521959

Title: Configurable IC having a routing fabric with storage elements

Abstract: Some embodiments provide a configurable IC that includes a configurable routing fabric with storage elements. In some embodiments, the routing fabric provides a communication pathway that routes signals to and from source and destination components. The routing fabric of some embodiments provides the ability to selectively store the signals passing through the routing fabric within the storage elements of the routing fabric. In this manner, a source or destination component continually performs operations (e.g., computational or routing) irrespective of whether a previous signal from or to such a component is stored within the routing fabric. The source and destination components include configurable logic circuits, configurable interconnect circuits, and various other circuits that receive or distribute signals throughout the configurable IC.

Patent Number: 7,521,959 Issued on 04/21/2009 to Teig

Inventors: Teig; Steven (Menlo Park, CA)
Assignee: Tabula, Inc. (Santa Clara, CA)

Appl. No.: 11/754,300

Filed: May 27, 2007

Related U.S. Patent Documents


Application Number	Filing Date	Patent Number	Issue Date
60895946	Mar., 2007
60915108	Apr., 2007

Current U.S. Class: 326/38 ; 326/46

Current International Class: H03K 19/173 (20060101)

Field of Search: 326/37-41,46

References Cited [Referenced By]

U.S. Patent Documents


4594661	June 1986	Moore et al.
4873459	October 1989	El Gamal et al.
5191241	March 1993	McCollum et al.
5245575	September 1993	Sasaki et al.
5325329	June 1994	Inoue et al.
5349250	September 1994	New
5357153	October 1994	Chiang et al.
5365125	November 1994	Goetting et al.
5369622	November 1994	McLaury
5426378	June 1995	Ong
5521835	May 1996	Trimberger
5532958	July 1996	Jiang et al.
5552721	September 1996	Gould
5600263	February 1997	Trimberger et al.
5610829	March 1997	Trimberger
5629637	May 1997	Trimberger et al.
5631578	May 1997	Clinton et al.
5640107	June 1997	Kruse
5646544	July 1997	Iadanza
5646545	July 1997	Trimberger et al.
5656950	August 1997	Duong et al.
5659484	August 1997	Bennett et al.
5682107	October 1997	Tavana et al.
5692147	November 1997	Larsen et al.
5694057	December 1997	Gould
5701441	December 1997	Trimberger
5719889	February 1998	Iadanza
5732246	March 1998	Gould et al.
5737235	April 1998	Kean et al.
5745422	April 1998	Iadanza
5745734	April 1998	Craft et al.
5761483	June 1998	Trimberger
5764954	June 1998	Fuller et al.
5768178	June 1998	McLaury
5777360	July 1998	Rostoker et al.
5802003	September 1998	Iadanza et al.
5815726	September 1998	Cliff
5825662	October 1998	Trimberger
5835751	November 1998	Chen et al.
5847577	December 1998	Trimberger
5889411	March 1999	Chaudhary
5914616	June 1999	Young et al.
5914906	June 1999	Iadanza et al.
5942913	August 1999	Young et al.
5944813	August 1999	Trimberger
6002991	December 1999	Conn, Jr.
6023421	February 2000	Clinton et al.
6038192	March 2000	Clinton et al.
6038392	March 2000	Ashar et al.
6044031	March 2000	Iadanza et al.
6054873	April 2000	Laramie
6069490	May 2000	Ochotta et al.
6075745	June 2000	Gould et al.
6084429	July 2000	Trimberger
6086628	July 2000	Dave et al.
6086631	July 2000	Chaudhary et al.
6091263	July 2000	New et al.
6091645	July 2000	Iadanza
6107821	August 2000	Kelem et al.
6108805	August 2000	Rajsuman
6110223	August 2000	Southgate et al.
6118707	September 2000	Gould et al.
6130854	October 2000	Gould et al.
6134154	October 2000	Iwaki et al.
6140836	October 2000	Fujii et al.
6140839	October 2000	Kaviani et al.
6150838	November 2000	Wittig et al.
6152612	November 2000	Liao et al.
6163168	December 2000	Nguyen et al.
6172521	January 2001	Motomura
6173379	January 2001	Poplingher et al.
6175247	January 2001	Scalera et al.
6184707	February 2001	Norman et al.
6184709	February 2001	New
6205076	March 2001	Wakayama
6229337	May 2001	Xiao et al.
6233191	May 2001	Gould et al.
6255849	July 2001	Mohan
6275064	August 2001	Agrawal et al.
6292019	September 2001	New et al.
6326807	December 2001	Veenstra et al.
6346824	February 2002	New
6348813	February 2002	Agrawal et al.
6381732	April 2002	Burnham et al.
6404224	June 2002	Azegami et al.
6411128	June 2002	Maeda
6430736	August 2002	Levi et al.
6441642	August 2002	Jones et al.
6466051	October 2002	Jones et al.
6469540	October 2002	Nakaya
6469553	October 2002	Sung et al.
6480954	November 2002	Trimberger et al.
6487709	November 2002	Keller et al.
6490707	December 2002	Baxter
6496918	December 2002	DeHon et al.
6515509	February 2003	Baxter
6526559	February 2003	Schiefele et al.
6529040	March 2003	Carberry et al.
6545501	April 2003	Bailis et al.
6545505	April 2003	Chan et al.
6590417	July 2003	Jones et al.
6593771	July 2003	Bailis et al.
6601227	July 2003	Trimberger
6603330	August 2003	Snyder
6614703	September 2003	Pitts et al.
6629308	September 2003	Baxter
6636070	October 2003	Altaf
6642744	November 2003	Or-Bach et al.
6642763	November 2003	Dike
6650142	November 2003	Agrawal et al.
6667635	December 2003	Pi et al.
6668361	December 2003	Bailis et al.
6674303	January 2004	Morse et al.
6675309	January 2004	Baxter
6686769	February 2004	Nguyen et al.
6691301	February 2004	Bowen
6701494	March 2004	Giddens et al.
6703861	March 2004	Ting
6710623	March 2004	Jones et al.
6714041	March 2004	Darling et al.
6732068	May 2004	Sample et al.
6806730	October 2004	Bailis et al.
6807660	October 2004	Frenkil
6809979	October 2004	Tang
6829756	December 2004	Trimberger
6831479	December 2004	Lo
6838902	January 2005	Elftmann et al.
6851101	February 2005	Kong et al.
6861868	March 2005	Agrawal et al.
6894527	May 2005	Donlin et al.
6920627	July 2005	Blodget et al.
6924663	August 2005	Masui et al.
6927601	August 2005	Lin et al.
6937535	August 2005	Ahn et al.
6956399	October 2005	Bauer
6992505	January 2006	Zhou
6998872	February 2006	Chirania et al.
7010667	March 2006	Vorbach et al.
7028281	April 2006	Agrawal et al.
7073158	July 2006	McCubbrey
7075333	July 2006	Chaudhary et al.
7084666	August 2006	Madurawe
7088134	August 2006	Agrawal et al.
7088136	August 2006	Lewis
7107568	September 2006	Cronquist
7109752	September 2006	Schmit et al.
7112992	September 2006	Guzman et al.
7113421	September 2006	Maeda et al.
7116131	October 2006	Chirania et al.
7126372	October 2006	Vadi et al.
7126373	October 2006	Schmit et al.
7126381	October 2006	Schmit et al.
7126856	October 2006	Sun et al.
7129746	October 2006	Balasubramanian et al.
7129747	October 2006	Jang et al.
7138827	November 2006	Trimberger
7154298	December 2006	Agrawal et al.
7154299	December 2006	Swami et al.
7157933	January 2007	Schmit et al.
7167025	January 2007	Schmit et al.
7193432	March 2007	Schmit et al.
7193440	March 2007	Schmit et al.
7212448	May 2007	Trimberger
7224182	May 2007	Hutchings et al.
7236009	June 2007	Rohe et al.
7242216	July 2007	Schmit et al.
7342415	March 2008	Teig et al.
7372297	May 2008	Pugh et al.
2001/0007428	July 2001	Young et al.
2002/0008541	January 2002	Young et al.
2002/0010853	January 2002	Trimberger et al.
2002/0113619	August 2002	Wong
2002/0125910	September 2002	New et al.
2002/0125914	September 2002	Kim
2002/0161568	October 2002	Sample et al.
2002/0163357	November 2002	Ting
2003/0042931	March 2003	Ting
2003/0080777	May 2003	Baxter
2003/0110430	June 2003	Bailis et al.
2004/0010767	January 2004	Agrawal et al.
2004/0044849	March 2004	Stence et al.
2004/0103265	May 2004	Smith
2004/0196066	October 2004	Ting
2004/0233758	November 2004	Kim et al.
2005/0134308	June 2005	Okada et al.
2005/0193359	September 2005	Gupta et al.
2006/0220716	October 2006	Nicolaidis
2006/0225002	October 2006	Hassoun et al.
2006/0250168	November 2006	Starr et al.
2007/0075737	April 2007	Schmit et al.
2007/0143577	June 2007	Smith
2007/0257700	November 2007	Caldwell et al.
2007/0257702	November 2007	Hutchings et al.
2007/0285124	December 2007	Schmit et al.
2008/0180131	July 2008	Teig et al.
2008/0231314	September 2008	Teig et al.
2008/0231318	September 2008	Schmit et al.

Foreign Patent Documents


PCT/US2007/069831	May., 2007	WO

Other References

US. Appl. No. 11/754,299, filed May 27, 2007, Schmit, et al., Commonly Owned Application. cited by other .
U.S. Appl. No. 11/754,301, filed May 27, 2007, Teig, et al., Commonly Owned Application. cited by other .
Notice of Allowance for U.S. Appl. No. 11/754,299, mailed Mar. 31, 2008, Schmit, et al., Notice of Allowance of Commonly Owned Application. cited by other .
Non-Final Office Action for U.S. Appl. No. 11/754,301, mailed Jun. 18, 2008, Teig, et al., Non-Final Office Action of Commonly Owned Application. cited by other .
".sctn.3 Programmable Logic Devices," Digital System Design, 2001 Month N/A, slides 3.1-3.28. cited by other .
"Design for Low Power in Actel Antifuse FPGAs", Actel Application Note, 2000 Actel Corporation, Sep. 2000, pp. 1-8. cited by other .
"The Effect of SRAM Table Sharing and Cluster Size on FPGA Area", NPL Date Unknown, pp. 1-10. cited by other .
"The Xilinx Virtex Series FPGA," Jan. 22, 2001, slides 1-22. cited by other .
"Unifying Sequential and Spatial Computing with a Single Instruction Set Architecture," ISCA '04, Jun. 19-23, 2004, ACM, Munchen, Oberbayern, Germany. cited by other .
Agrawal, O., et al., "An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Wide-gating Functions," FPGA 99, Feb. 1999, pp. 17-26, ACM, Monterey, California, USA. cited by other .
Ahmed, E., et al., "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," FPGA 2000, Feb. 2000, ACM, Monterey, California, USA. cited by other .
Altera Corp., "6. DSP Blocks in Stratix II Devices," SII52006-1.0, Feb. 2004, pp. 1-32. cited by other .
Altera, "Stratix II DSP Performance," White Paper, Feb. 2004, pp. 1-9, ver. 1.0, Altera Corporation, San Jose, California, USA. cited by other .
Amerson, R., et al., "Plasma: An FPGA for Million Gate Systems," Proceedings of the 1996 ACM 4.sup.th International Symposium on FPGAs, Feb. 11-13, 1996, pp. 10-16, Monterey, California, USA. cited by other .
Backus, J., "Can Programming be Liberated from the Von Neumann Style? A Functional Style and its Algebra of Programs," Communications of the ACM, Aug. 1978, pp. 613-641, vol. 21, No. 8, ACM. cited by other .
Barker, R., "QuickSilver ACM SilverStream Design Methodology with the Inspire SDK Tool Set," A Technology Application Whitepaper, Jan. 26, 2004, pp. 1-8, QuickSilver Technology, Inc., San Jose, California, USA. cited by other .
Butts, M., "Future Directions of Dynamically Reprogrammable Systems," IEEE 1995 Custom Integrated Circuits Conference, May 1995, pp. 487-494, IEEE. cited by other .
Camposano, R., "The Growing Semiconductor Zoo: ASICs, CSSP, ASSP, ASIP, Structured Arrays, FPGAs, Processor Arrays, Platforms . . . and Other Animalia," Aug. 29, 2003, pp. 1-74, Synopsys, Inc. cited by other .
Caspi, E., et al., "A Streaming Multi-Threaded Model," MSP-3, Dec. 2, 2001, pp. 1-23. cited by other .
Caspi, E., et al., "Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and Tutorial," Aug. 25, 2000, pp. 1-31, Version 1.0. cited by other .
Compton, K., et al., "An Introduction to Reconfigurable Computing", IEEE Computer, Apr. 2000. cited by other .
Compton, K., et al., "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, Jun. 2002, pp. 171-210, vol. 34, No. 2, ACM, New York, New York, USA. cited by other .
Cong, J., et al., "Combinational Logic Synthesis for LUT Based Field Programmable Gate Arrays," ACM Transactions on Design Automation of Electronic Systems, Apr. 1996, pp. 145-204, vol. 1, No. 2, ACM, Inc. cited by other .
Davare, A., et al., "The Best of Both Worlds: The Efficient Asynchronous Implementation of Synchronous Specifications," DAC '04, Jun. 7-11, 2004, ACM, San Diego, California, USA. cited by other .
Dehon, A., "Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why don't you really want 100% LUT utilization)," Proceedings of the International Symposium on Field Programmable Gate Arrays, Feb. 1999, pp. 125-134. cited by other .
Dehon, A., "DPGA Utilization and Application," Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays FPGA, Feb. 11-13, 1996, Monterey, California, USA. cited by other .
Dehon, A., "Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density," Proceedings of the Fourth Canadian Workshop on Field-Programmable Devices, May 1996, pp. 47-54. cited by other .
Dehon, A., "Reconfigurable Architectures for General-Purpose Computing," A.I. Technical Report No. 1586, Oct. 1996, pp. i-353. cited by other .
Dehon, A., "The Density Advantage of Configurable Computing," Apr. 2000, pp. 41-49, IEEE. cited by other .
Dehon, A., "Transit Note #121: Notes on Programmable Interconnect," M.I.T. Transit Project, Feb. 1995, pp. 1-13. cited by other .
Dehon, A., et al., "Design Patterns for Reconfigurable Computing," Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2004. cited by other .
Dehon, A., et al., "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21.sup.st Century," FCCM '94-IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 1994, Napa Valley, California, USA. cited by other .
Dehon, A., et al., "Reconfigurable Computing: What, Why and Implications for Design Automation," DAC 1999, Jun. 1999, ACM, New Orleans, Louisiana. cited by other .
Enzler, R., et al., "Virtualizing Hardware with Multi-Context Reconfigurable Arrays," Lecture Notes in Computer Science, Sep. 2003, pp. 151-160. cited by other .
Gayasen, A., et al., "Reducing Leakage Energy in FPGAs Using Region-Constrained Placement," FPGA '04, Feb. 22-24, 2004, pp. 51-58, ACM, Monterey, California, USA. cited by other .
George, V., "Low Energy Field-Programmable Gate Array," A Dissertation Submitted in Partial Satisfaction o the Requirements for the Degree of Doctor of Philosophy in Engineering-Electrical Engineering and Computer Sciences in the Graduate Division of the University of California, Berleley, Fall 2000 Month N/Z, pp. 1-190. cited by other .
Giraud-Carrier, C., "A Reconfigurable Data Flow Machine for Implementing Functional Programming Languages," SIGPLAN Notices, Sep. 1994, vol. 29 (9): 22-28. cited by other .
Goldstein, S.C., et al., "PipeRench: A Coprocessor for Streaming Multimedia Acceleration," International Symposium on Computer Architecture (ISCA), May 1999, pp. 28-39. cited by other .
Goldstein, S.C., et al., "PipeRench: A Reconfigurable Architecture and Compiler," Apr. 2000, pp. 70-77, IEEE. cited by other .
Hauck, S., et al., "Montage: An FPGA for Synchronous and Asynchronous Circuits," Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, 1993 Month N/A, Springer-Verlag, Berlin. cited by other .
Hauck, S., et al., "Totem: Domain-Specific Reconfigurable Logic," IEEE Transactions on VLSI Systems, 2006 Month N/A, pp. 1-25. cited by other .
Heidari, G., et al., "Introducing a Paradigm Shift in the Design and Implementation of Wireless Devices," A Wireless Devices Whitepaper, Apr. 28, 2004 but .COPYRGT. 2003, pp. 1-10, QuickSilver Technology, Inc., San Jose, California, USA. cited by other .
Hofstee, H.P., "Cell Broadband Engine Architecture from 20,000 Feet," Aug. 24, 2005, pp. 1-6. cited by other .
Huang, A.S., "Tao: An Architecturally Balanced Reconfigurable Hardware Processor," Submitted to the Dept. of Electrical Engineering and Computer Science in Partial Fullfillment of the Requirements for the Degrees of Bachelor of Science in Electrical Science and Engineering and Master of Engineering in Electrical Engineering and Computer Science at the Massachusetts Institute of Technology, May 23, 1997, pp. 1-86, 107-109. cited by other .
IBM, "Cell Broadband Engine Architecture, Version 1.0," Aug. 8, 2005, pp. 1-319, USA. cited by other .
IBM, "SPU Application Binary Interface Specification, Version 1.3," CBEA JSRE Series, Aug. 1, 2005, pp. iv-26, USA. cited by other .
IBM, "SPU Assembly Language Specification, Version 1.2," CBEA JSRE Series, Aug. 1, 2005, pp. iii-22, USA. cited by other .
IBM, "SPU C/C++ Language Extentions, Version 2.0" CBEA JSRE Series, Aug. 1, 2005, pp. iv-84, USA. cited by other .
IBM, "Synergistic Processor Unit Instruction Set Architecture, Version 1.0," Aug. 1, 2005, pp. 1-257, USA. cited by other .
Kaviani, A., et al., "Computational Field Programmable Architecture," Custom Integrated Circuits Conference, Proceedings of the IEEE 1998, May 11-14, 1998. cited by other .
Kaviani, A., et al., "Hybrid FPGA Architecture," Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, Feb. 11-13, 1996, pp. 3-9, Monterey, California, USA. cited by other .
Keutzer, K., "Overview of *configurable* architectures," Feb. 28, 2002, slides 1-29. cited by other .
Kocan, F., et al., "Logic Modules with Shared SRAM Tables for Field-Programmable Gate Arrays," FPL 2004, Aug./Sep. 2004, pp. 289-300, Springer-Verlag, Berlin Heidelberg. cited by other .
Lehn, D.I., et al., "Evaluation of Rapid Context Switching on a CSRC Device," Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, Jun. 24-27, 2002. cited by other .
Lemieux, G., et al., "Generating Highly-Routable Sparse Crossbars for PLDs," FPGA 2000, Feb. 2000, ACM, Monterey, California, USA. cited by other .
Lemieux, G., et al., "Using Sparce Crossbars within LUT Clusters," FPGA 2001, Feb. 11-13, 2001, ACM, Monterey, California, USA. cited by other .
Lertora, F., et al., "Handling Different Computational Granularity by a Reconfigurable IC Featuring Embedded FPGAs and a Network-On-Chip," 13.sup.th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2005) 2005, Apr. 18-20, 2005. cited by other .
Lewis, D., et al., "The Stratix-II Routing and Logic Architecture," Proceedings of the 2005 ACM/SIGDA 13.sup.th International Symposium on Field-Programmable Gate Arrays, Feb. 20-22, 2005, pp. 1-22, Monterey, California, USA. cited by other .
Ling, A., "The Search for the Optimal FPGA Logic Block," 2001 Month N/A, ACM. cited by other .
M2000, "FlexEOS Embedded FPGA Cores," 2003 Month N/A, M2000. cited by other .
Markovskiy, Y., et al., "Analysis of Quasi-Static Scheduling Techniques in a Virtua

Free Web Sudoku Puzzles.
Solve with your browser.

2 6 5 1
9 4 5 2
1 9
2 1
1 9 3 5
5 6
1 2
4 9 5 7
5 3 4 6

What is it?