Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Method and system for object level software testing
Patent Number: 7,334,219 Issued on 02/19/2008 to Cebula,   et al.

Title: Protective cover for a golf club
Patent Number: 6,874,627 Issued on 04/05/2005 to Maeng

Title: Dual beam FTIR methods and devices for use in analyte detection in samples of low transmissivity
Patent Number: 7,079,252 Issued on 07/18/2006 to Debreczeny,   et al.

Title: System and process for presenting search results in a histogram/cluster format
Patent Number: 7,334,195 Issued on 02/19/2008 to Gemmell,   et al.

Title: Object lifting and moving device
Patent Number: 6,854,751 Issued on 02/15/2005 to Halke

Title: Method and apparatus for maintaining IP connectivity with a radio network
Patent Number: 7,068,669 Issued on 06/27/2006 to Abrol,   et al.

Title: Method and apparatus for scalable handling of non-tree structures in parser tree reconstruction
Patent Number: 7,051,321 Issued on 05/23/2006 to Kong

Title: Electrical connector assembly
Patent Number: 6,854,987 Issued on 02/15/2005 to Wu

Title: Nonvolatile memory with independent access capability to associated buffer
Patent Number: 7,334,080 Issued on 02/19/2008 to Takase,   et al.

Title: Methods for identifying modulators of N-type ion channel inactivation
Patent Number: 7,049,083 Issued on 05/23/2006 to Young,   et al.

Title: Expansion ring for mass transfer column and method employing same
Patent Number: 7,055,810 Issued on 06/06/2006 to Gage

Title: High-pressure shaping system
Patent Number: 7,313,940 Issued on 01/01/2008 to Gomez

Title: Method and device for manufacturing coiled electrode group
Patent Number: 6,936,080 Issued on 08/30/2005 to Murata,   et al.

Title: Evanescent waveguide couplers
Patent Number: 7,333,690 Issued on 02/19/2008 to Peale,   et al.

Title: Method and apparatus for identifying one or more devices having faults in a communication loop
Patent Number: 7,007,191 Issued on 02/28/2006 to Riedl,   et al.

Title: Water pollution trap with clay collector
Patent Number: 6,936,163 Issued on 08/30/2005 to Use,   et al.

Title: Method and apparatus for health and disease management combining patient data monitoring with wireless internet connectivity
Patent Number: 6,936,007 Issued on 08/30/2005 to Quy

Title: Worm providing storage system
Patent Number: 7,334,079 Issued on 02/19/2008 to Yagawa

Title: Directionally cloned random cDNA expression vector libraries, compositions and methods of use
Patent Number: 6,808,906 Issued on 10/26/2004 to Shen,   et al.

Title: Highly available transaction processing
Patent Number: 7,058,853 Issued on 06/06/2006 to Kavanappillil,   et al.

Title: Light irradiation type thermal processing apparatus
Patent Number: 6,856,762 Issued on 02/15/2005 to Kusuda,   et al.

Title: Mobile data device and method of locating mobile data device
Patent Number: 6,868,074 Issued on 03/15/2005 to Hanson

Title: Photoelectric conversion device providing advantageous readout of two-dimensional array of transistors
Patent Number: 6,980,243 Issued on 12/27/2005 to Miyawaki,   et al.

Title: Capillary for wire bonding and method of wire bonding using it
Patent Number: 7,051,915 Issued on 05/30/2006 to Mutaguchi

Title: Nitride semiconductor device
Patent Number: 6,849,864 Issued on 02/01/2005 to Nagahama,   et al.

Title: Translator terminal for two or more wireless networks
Patent Number: 7,039,800 Issued on 05/02/2006 to Decker,   et al.

Title: Process for converting synthesis gas in reactors that are arranged in series
Patent Number: 6,921,778 Issued on 07/26/2005 to Minkkinen,   et al.

Title: Method for adjusting a phase angle of a phase modifier of a transmitting device
Patent Number: 7,020,216 Issued on 03/28/2006 to Lipp

Title: Articulating and locking mechanism for farm implement chassis
Patent Number: 7,021,394 Issued on 04/04/2006 to Marchesan

Title: Image display medium and image recording apparatus
Patent Number: 6,922,204 Issued on 07/26/2005 to Kanazawa,   et al.

Title: Vehicle stability enhancement control
Patent Number: 6,856,885 Issued on 02/15/2005 to Lin,   et al.

Title: Method and system for analyzing low-coherence interferometry signals for information about thin film structures
Patent Number: 7,321,431 Issued on 01/22/2008 to De Groot

Title: Method and apparatus for determining embedded runout correction values
Patent Number: 7,054,096 Issued on 05/30/2006 to Sun,   et al.

Title: Thermoplastic polyamide moulding compositions
Patent Number: 7,312,263 Issued on 12/25/2007 to Schmid,   et al.

Title: Power electronic system with passive cooling
Patent Number: 7,106,588 Issued on 09/12/2006 to Oberlin,   et al.

Title: Rotational stage with vertical axis adjustment
Patent Number: 6,917,420 Issued on 07/12/2005 to Traber

Title: Thermally energy efficient vehicle
Patent Number: 6,877,786 Issued on 04/12/2005 to Gielda

Title: Sulfur substituted sulfonylaminocarboxylic acid N-arylamides, their preparation, their use and pharmaceutical preparations comprising them
Patent Number: 6,881,735 Issued on 04/19/2005 to Schindler,   et al.

Title: Ejector device for direct injection fuel jet
Patent Number: 7,051,956 Issued on 05/30/2006 to Upatnieks

Title: Method for monitoring condition of bearings of a crusher, and a crusher
Patent Number: 6,877,682 Issued on 04/12/2005 to Nieminen,   et al.

Title: Cell builder for different layer stacks
Patent Number: 7,334,206 Issued on 02/19/2008 to Dinter,   et al.

Title: Pipe cutting machine
Patent Number: 6,981,437 Issued on 01/03/2006 to Ogawa

Title: Architecture for a sea of platforms
Patent Number: 7,058,906 Issued on 06/06/2006 to Hamlin

Title: IC device having a transistor switch for a power supply
Patent Number: 7,012,460 Issued on 03/14/2006 to Fujimori

Title: Self-contained insect repelling and killing apparatus
Patent Number: 7,320,439 Issued on 01/22/2008 to Davis,   et al.

Title: Status display for parallel activities
Patent Number: 7,334,055 Issued on 02/19/2008 to Babka,   et al.

Title: Method and apparatus for restraining connection request stream associated with high volume burst client in a distributed network
Patent Number: 6,799,276 Issued on 09/28/2004 to Belissent

Title: Storage system having a reader with a light sensing portion inclined with respect to an axis of a label of a storage medium
Patent Number: 7,333,293 Issued on 02/19/2008 to Reasoner,   et al.

Title: Method of operating a pulsejet
Patent Number: 7,051,510 Issued on 05/30/2006 to Ouellette

Title: System and method for commissioning addressable lighting systems
Patent Number: 7,307,542 Issued on 12/11/2007 to Chandler,   et al.

Title: System and method for probabilistic quality of communication service determination
Patent Number: 6,810,422 Issued on 10/26/2004 to Cross

Title: Modular antenna assembly for automotive vehicles
Patent Number: 7,333,065 Issued on 02/19/2008 to Lindackers,   et al.

Title: Micro-electromechanical inductive switch
Patent Number: 6,831,542 Issued on 12/14/2004 to Volant,   et al.

Title: Defect detection apparatus and defect detection method
Patent Number: 7,061,840 Issued on 06/13/2006 to Honda

Title: Induction flush device
Patent Number: 7,308,907 Issued on 12/18/2007 to Ouyoung

Title: Shared memory with programmable size
Patent Number: 6,898,678 Issued on 05/24/2005 to Six,   et al.

Title: Device and process for liquid treatment of wafer-shaped articles
Patent Number: 7,007,702 Issued on 03/07/2006 to Langen

Title: Image capturing apparatus for adjusting a relative position between an image sensor and an optical axis
Patent Number: 7,333,146 Issued on 02/19/2008 to Etoh

Title: Method for electroplating of tantalum
Patent Number: 6,936,155 Issued on 08/30/2005 to Morimitsu,   et al.

Title: Cotton seed cleaner
Patent Number: 7,308,734 Issued on 12/18/2007 to Mizer, Sr.

Title: Arched hammock stand
Patent Number: 6,842,920 Issued on 01/18/2005 to Branch, III

Title: Memory device tester and method for testing reduced power states
Patent Number: 6,914,843 Issued on 07/05/2005 to Harrington,   et al.

Title: Systems and methods for overcoming stiction
Patent Number: 6,856,069 Issued on 02/15/2005 to Miller,   et al.

Title: Concept of zero network element mirroring and disaster restoration process
Patent Number: 7,058,847 Issued on 06/06/2006 to Guzman,   et al.

Title: Non-volatile memory architecture employing bipolar programmable resistance storage elements
Patent Number: 7,324,366 Issued on 01/29/2008 to Bednorz,   et al.

Title: Multimedia interface having a processor and reconfigurable logic
Patent Number: 6,810,434 Issued on 10/26/2004 to Muthujumaraswathy,   et al.

Title: Combination tracheal hook and scalpel device
Patent Number: 7,308,896 Issued on 12/18/2007 to Cruz

Title: Collapsible storage or shipping box
Patent Number: 6,913,161 Issued on 07/05/2005 to Schäfer

Title: Multi-purpose hand held sprayer having a vertical shut-off valve
Patent Number: 7,051,959 Issued on 05/30/2006 to Lim

Title: Personal injector for liquid medicine
Patent Number: 6,913,591 Issued on 07/05/2005 to Itoh,   et al.

Title: Fluid product dispensing pump
Patent Number: 6,811,060 Issued on 11/02/2004 to Petit

Title: Process for changing the syntax, resolution and bitrate of MPEG bitstreams, a system and a computer product therefor
Patent Number: 7,010,041 Issued on 03/07/2006 to Graziani,   et al.

Title: Electrophotographic process unit and image forming apparatus
Patent Number: 7,333,751 Issued on 02/19/2008 to Gumbe

Title: Method and apparatus for integrating distributed information
Patent Number: 7,333,989 Issued on 02/19/2008 to Sameshima,   et al.

Title: Auxiliary playpen speaker
Patent Number: 7,333,627 Issued on 02/19/2008 to Ventrola,   et al.

Current-integrating amplifier Number:7,521,992 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

Google
 

Top Breaking News
     Media Rights Groups Call for Probe Into Shooting of VOA Reporter in Puntland by Alisha Ryu
     US Begins Talks on Iran Nuclear Proposal with International Partners by VOA News
     Climate Change, Political Experts Say Obama Made Progress on China Trip by Stephanie Ho

Title: Current-integrating amplifier

Abstract: A current-integrating amplifier is provided. The current-integrating amplifier comprises a pair of input voltage nodes having a voltage difference there between; A pair of current sources that generate a current that produces a voltage drop over a resistor that corresponds to an equivalent voltage difference between the pair of input voltage nodes; a pair of output voltage nodes; a pair of pMOSFETs connected to the pair of output voltage nodes; a first pair of nMOSFETs connected the pair of output voltage nodes, the pair of pMOSFETS, the pair of input voltage nodes, a resistor, and a second pair of nMOSFETS; a resistor connected to the pair of current sources; a second pair of nMOSFETs connected to the first and third pairs of nMOSFETs; and a third pair of nMOSFETs connected to the second pair of nMOSFETs and connected to a bias generator that provides a predetermined constant current.

Patent Number: 7,521,992 Issued on 04/21/2009 to Hagleitner,   et al.


Inventors: Hagleitner; Christoph (Zug, CH), Menolfi; Christian I. (Langnau am Albis, CH), Toifl; Thomas H. (Zurich, CH)
Assignee: International Business Machines Corporation (Armonk, NY)
Appl. No.: 12/181,532
Filed: July 29, 2008


Current U.S. Class: 327/563 ; 330/253
Current International Class: G06G 7/12 (20060101); G06G 7/26 (20060101)
Field of Search: 327/560-563 330/252-253


References Cited [Referenced By]

U.S. Patent Documents
6664853 December 2003 Sun et al.
6750702 June 2004 Massei
7034606 April 2006 Caresosa et al.
7336214 February 2008 Krymski
7385426 June 2008 Wan et al.
Primary Examiner: Tra; Quan
Attorney, Agent or Firm: Yee & Associates, P.C. Abzug; Jesse

Claims



What is claimed is:

1. A current-integrating amplifier comprising: first and second input voltage nodes having a voltage difference there between; first and second current sources; wherein the first and second current sources generate a current that produces a voltage drop that corresponds to an equivalent voltage difference between the first and second input voltage nodes; first and second output voltage nodes; a first p-type metal-oxide-semiconductor field-effect transistor (pMOSFET), having a drain connected to the first output voltage node and having a gate that receives a clock signal that varies between a high signal and a low signal; a second pMOSFET having a drain connected to the second output voltage node and having a gate that receives the clock signal that varies between the high signal and the low signal; wherein the first and second pMOSFET reset the first and second output voltage nodes in response to receiving the low signal; a first n-type metal-oxide-semiconductor field-effect transistor (nMOSFET), having a drain connected to the first output voltage node and the drain of the first pMOSFET and having a gate connected to the first input voltage node; a second nMOSFET having a drain connected to the second output voltage node and the drain of the second pMOSFET and having a gate connected to the second input voltage node; wherein the first and second nMOSFET produce a differential output current that is proportional to the difference between the first and second input voltage nodes, wherein the differential output current is integrated on a load capacitance of the first and second pMOSFET when the first and second pMOSFET receive the high signal; a resistor connected to the first and second current sources wherein current from the first current source flows across the resistor and into the second current source; wherein a body voltage of the first nMOSFET is connected to a source of the second nMOSFET at a first end of the resistor where the voltage drop from the generated current is applied and wherein a body voltage of the second nMOSFET is connected to a source of the first nMOSFET and a second end of the resistor where the voltage drop from the generated current is applied; a third nMOSFET, having a drain connected to the source of the first nMOSFET and having a gate that receives the clock signal that varies between the high signal and the low signal; a fourth nMOSFET having a drain connected to the source of the second nMOSFET and having a gate that receives the clock signal that varies between the high signal and the low signal; wherein the third and fourth nMOFSET are activated in response to the third and fourth nMOFSET receiving the high signal; a fifth nMOSFET having a drain connected to the source of the third nMOSFET, and having a gate connected to a bias generator that provides a predetermined constant current; a sixth nMOSFET having a drain connected to the source of the fourth nMOSFET, and having a gate connected to the bias generator that provides the predetermined constant current; and wherein the predetermined constant current flows from the fifth and sixth nMOSFETs in response to the third and fourth nMOFSETs receiving the high signal.
Description



BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to electronic circuits and more specifically to current-integrating amplifiers.

2. Description of the Related Art

In electronic circuits such as an analog-to-digital converter (ADC) or a decision feedback equalizer (DFE), it is frequently required to (a) drive a given capacitive load with an input signal, and at the same time (b) provide amplification, and (c) provide a well-defined voltage offset to the signal. All three functions can be achieved with the present invention with low power consumption.

BRIEF SUMMARY OF THE INVENTION

According to one embodiment of the present invention, a current-integrating amplifier comprises first and second input voltage nodes having a voltage difference there between; first and second current sources wherein the first and second current sources generate a current that produces a voltage drop that corresponds to an equivalent voltage difference between the first and second input voltage nodes; first and second output voltage nodes; a first p-type metal-oxide-semiconductor field-effect transistor (pMOSFET), having a drain connected to the first output voltage node and having a gate that receives a clock signal that varies between a high signal and a low signal; a second pMOSFET having a drain connected to the second output voltage node and having a gate that receives a clock signal that varies between a high signal and a low signal; wherein the first and second pMOSFET reset the first and second output voltage nodes in response to receiving a low frequency signal; a first n-type metal-oxide-semiconductor field-effect transistor (nMOSFET), having a drain connected to the first output voltage node and the drain of the first pMOSFET and having a gate connected to the first input voltage node; a second nMOSFET having a drain connected to the second output voltage node and the drain of the second pMOSFET and having a gate connected to the second input voltage node; wherein the first and second nMOSFET produce a differential output current that is proportional to the difference between the first and second input voltage nodes, wherein the differential output current is integrated on a load capacitance of the first and second pMOSFET when the first and second pMOSFET receive a high signal; a resistor connected to the first and second current sources wherein current from the first current source flows across the resistor and into the second current source; wherein a body voltage of the first nMOSFET is connected to a source of the second nMOSFET at a first end of the resistor where the voltage drop from the generated current is applied and wherein a body voltage of the second nMOSFET is connected to a source of the first nMOSFET and a second end of the resistor where the voltage drop from the generated current is applied; a third nMOSFET, having a drain connected to the source of the first nMOSFET and having a gate that receives a clock signal that varies between a high signal and a low signal; a fourth nMOSFET having a drain connected to the source of the second nMOSFET and having a gate that receives a clock signal that varies between a high signal and a low signal; wherein the third and fourth nMOFSET are activated in response to the third and fourth nMOFSET receiving a high signal; a fifth nMOSFET having a drain connected to the source of the third nMOSFET, and having a gate connected to a bias generator that provides a predetermined constant current; a sixth nMOSFET having a drain connected to the source of the fourth nMOSFET, and having a gate connected to a bias generator that provides a predetermined constant current; and wherein the predetermined constant current flows from the fifth and sixth nMOSFETs in response to the third and fourth nMOFSETs receiving a high signal.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a block diagram of a current-integrating amplifier with offset adder in accordance with an exemplary embodiment; and

FIG. 2 is a flowchart illustrating the operation of a current-integrating amplifier with offset adder in accordance with an exemplary embodiment.

DETAILED DESCRIPTION OF THE INVENTION

Exemplary embodiments provide a current-integrating amplifier. Exemplary embodiments utilize a body voltage shift that provides additional voltage shift without compromising gain. In an exemplary embodiment, a voltage shift at the input of the current-integrating amplifier allows the gain to set at greater than 1. Exemplary embodiments may be used in an analog-to-digital converter circuit (ADC) or decision-feedback equalizer (DFE) circuit which may be part of a data receiver circuit FIG. 1 is a block diagram of a current-integrating amplifier in accordance with an exemplary embodiment. Current-integrating amplifier 100 is a current-integrating amplifier with offset adder. Current-integrating amplifier 100 comprises input voltage nodes, vn 102 and vp 104, current sources 106 and 108, output voltage nodes, sn 110 and 112, two p-type metal-oxide-semiconductor field-effect transistor (pMOSFET), pMOSFETs 114 and 116, six n-type metal-oxide-semiconductor field-effect transistor (nMOSFET), nMOSFETs 118, 120, 128, 130, 132, 134, load capacitances C.sub.L 124 and C.sub.L 126, and resistor 122. In an exemplary embodiment, current-integrating amplifier 100 is connected to sense amplifier latch 140, which decides if the differential voltage sn (110)-sn bar (112) is positive or negative.

Input voltage nodes vn 102 and vp 104 have a voltage difference between them. Current sources 106 and 108 generate a current that produces a voltage drop that corresponds to the equivalent voltage difference between input voltage nodes vn 102 and vp 104. pMOSFET 114 has a drain connected to output voltage node sn 110, a source connected to current source 106, and a gate that receives a clock signal .phi. from a clock. Clock signal .phi. varies between a high signal and a low signal. pMOSFET 114 has a load capacitance C.sub.L 126. pMOSFET 116 has a drain connected to output voltage node sn 112, a source connected to current source 106, and a gate that receives a clock signal .phi. from a clock. pMOSFET 116 has a load capacitance C.sub.L 124. pMOSFETs 114 and 116 reset output voltage nodes sn 110 and sn 112 in response to receiving a low clock signal.

nMOSFET 118 has a drain connected to output voltage node sn 110 and the drain of pMOSET 114. The source of nMOSFET 118 is connected to current sources 106 and 108, resistor 122, the source of nMOSFET 128, and the body voltage of nMOSFET 120. The gate of nMOSFET 118 is connected to input voltage source vp 104. nMOSFET 120 has a drain connected to output voltage node sn 112 and the drain of pMOSET 116. The source of nMOSFET 120 is connected to current sources 106 and 108, resistor 122, the source of nMOSFET 130, and the body voltage of nMOSFET 118. The gate of nMOSFET 120 is connected to input voltage source vn 102.

nMOSFETs 118 and 120 produce a differential output current that is proportional to the difference between the first and second input voltage nodes, vn 102 and vp 104. The differential output current is integrated on load capacitances C.sub.L 124 and C.sub.L 126 of the pMOSFETs 116 and 114, respectively, when pMOSFETs 116 and 114 receive a high signal from the clock.

Resistor 122 is connected to the current sources 106 and 108 such that current, shown as Ioffs in FIG. 1, from the current source 106 flows across resistor 122 and into current source 108. However, in an alternate embodiment, resistor 122 is connected to the current sources 106 and 108 such that current from the current source 108 flows across resistor 122 and into current source 106. The body voltage of nMOSFET 118 is connected to the source of nMOSFET 120 at a first end of resistor 122 where the voltage drop from the generated current is applied. The body voltage of nMOSFET 120 is connected to the source of nMOSFET 118 at a second end of resistor 122 where the voltage drop from the generated current is applied.

nMOSFET 128 has a drain connected to the source of nMOSFET 118. The source of nMOSFET 128 is connected to the drain of nMOSFET 132. The gate of nMOSFET 128 receives a clock signal .phi. from a clock. Clock signal .phi. varies between a high signal and a low signal. nMOSFET 130 has a drain connected to the source of nMOSFET 120. The source of nMOSFET 130 is connected to the drain of nMOSFET 134. The gate of nMOSFET 130 receives a clock signal .phi. from a clock.

nMOSFET 132 has a drain connected to the source of nMOSFET 128. The source of nMOSFET 132 is connected to current source 108. The gate of nMOSFET 132 is connected to a bias generator (not shown) that provides a predetermined constant current, shown as vbias in FIG. 1. nMOSFET 134 has a drain connected to the source of nMOSFET 130. The source of nMOSFET 134 is connected to current source 108. The gate of nMOSFET 132 is connected to a bias generator (not shown) that provides a predetermined constant current, shown as vbias in FIG. 1. The predetermined constant volatage, vbias, flows from nMOSFETs 132 and 134 in response to nMOSFETS 128 and 130 receiving a high signal.

In FIG. 1, each clock signal .phi. comes from a clock, which is not shown in the figure. In an exemplary embodiment, all clock signals .phi. come from the same clock. Clock signal .phi. varies between a high signal and a low signal.

Current Ioffs flows through resistor 122, which generates a voltage offset .DELTA.V. The amount of voltage offset can calculated using the formula .DELTA.V=R*Ioffs, where R is the resistance of resistor 122. Additional voltage offset may be introduced by changing the body potential of nMOSFETs 118 and 120. This additional voltage offset shift allows for the gain of current-integrating amplifier 100 to set at greater than one. Further, the body voltage shift provides additional voltage shift without compromising gain.

Current-integrating amplifier 100 has two cycles, one in which the clock signal .phi. is high, the second in which the clock signal .phi. is low. In the first cycle, when the clock signal .phi. is high, the input voltage is integrated on the load capacitors C.sub.L 124 and 126 plus an offset voltage, thereby providing amplification proportional to the integration time. In the second cycle, when clock signal .phi. is low, the output voltage nodes sn 110 and sn 112 are reset, which erases the memory of the previous state.

The amplification of the circuit is given by

.DELTA..times..times..times..DELTA..times..times. ##EQU00001## where g.sub.m is the transconductance of the transistors in the differential pair, C.sub.L is the overall load capacitance of the stage, and .DELTA.t is the integration period, which is related to the conversion frequency f.sub.c by

.DELTA..times..times..times. ##EQU00002##

The benefit of the integrating shifter can immediately be seen by setting the voltage gain in equation (1) to unity and calculating the ratio of the capacitance seen at the input of the stage C.sub.g, and the load capacitance C.sub.L,

.times..times. ##EQU00003## ##EQU00003.2## is the transit frequency of the transistor in the specific bias point.

FIG. 2 is a flowchart illustrating the operation of a current-integrating amplifier in accordance with an exemplary embodiment. The operation of FIG. 2 may be performed in a current-integrating amplifier, such as current-integrating amplifier 100 in FIG. 1. The operation begins when a current flows from a first current source to a second current source across a resistor (step 202). A third pair of nMOSFETs receives a predetermined contestant voltage. A second pair of nMOSFETs receives a clock signal that varies between a high signal and a low signal. When a high signal is received an input voltage is integrated on the load capacitors with an offset voltage, thereby providing amplification proportional to the integration time (step 204). The high signal is a high clock signal. When a low signal is received, the output voltage nodes are reset, which erases the memory of the previous state (step 206) and the operation ends.

The flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present invention. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

*


Free Web Sudoku Puzzles.
Solve with your browser.
7     4 9        
              6 7
  4   5          
  8     7 5 3    
  1           2  
    6 1 8     9  
          3   8  
8 6              
        5 4     1
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!