Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Boundary-Scan methods and apparatus
Patent Number: 7,437,638 Issued on 10/14/2008 to Parker

Title: Apparatus and method for programmable fuse repair to support dynamic relocate and improved cache testing
Patent Number: 7,437,637 Issued on 10/14/2008 to Meaney,   et al.

Title: Method and apparatus for at-speed testing of digital circuits
Patent Number: 7,437,636 Issued on 10/14/2008 to Rajski,   et al.

Title: Testing hard-wired IP interface signals using a soft scan chain
Patent Number: 7,437,635 Issued on 10/14/2008 to Dang,   et al.

Title: Test scan cells
Patent Number: 7,437,634 Issued on 10/14/2008 to Jaber,   et al.

Title: Duty cycle characterization and adjustment
Patent Number: 7,437,633 Issued on 10/14/2008 to Lesea,   et al.

Title: Circuits and methods for repairing defects in memory devices
Patent Number: 7,437,632 Issued on 10/14/2008 to Marr

Title: Soft errors handling in EEPROM devices
Patent Number: 7,437,631 Issued on 10/14/2008 to Auclair,   et al.

Title: Testing a multibank memory module
Patent Number: 7,437,630 Issued on 10/14/2008 to Eyres

Title: Method for checking the refresh function of an information memory
Patent Number: 7,437,629 Issued on 10/14/2008 to Spirkl,   et al.

Title: Data transmission apparatus and method
Patent Number: 7,437,628 Issued on 10/14/2008 to Nagai,   et al.

Title: Method and test device for determining a repair solution for a memory module
Patent Number: 7,437,627 Issued on 10/14/2008 to Frankowsky

Title: Efficient method of test and soft repair of SRAM with redundancy
Patent Number: 7,437,626 Issued on 10/14/2008 to Chang,   et al.

Title: Memory with element redundancy
Patent Number: 7,437,625 Issued on 10/14/2008 to Roohparvar

Title: Method and apparatus for analyzing serial data streams
Patent Number: 7,437,624 Issued on 10/14/2008 to Miller,   et al.

Title: Apparatus and method for performing speculative reads from a scan control unit using FIFO buffer units
Patent Number: 7,437,623 Issued on 10/14/2008 to Larson,   et al.

Title: Implementation-efficient multiple-counter value hardware performance counter
Patent Number: 7,437,622 Issued on 10/14/2008 to Love,   et al.

Title: Rack management system, management terminal, configuration retaining apparatus and rack apparatus
Patent Number: 7,437,621 Issued on 10/14/2008 to Kawase

Title: Method and system for extending the useful life of another system
Patent Number: 7,437,620 Issued on 10/14/2008 to Goodnow,   et al.

Title: Trace reporting method and system
Patent Number: 7,437,619 Issued on 10/14/2008 to McCullough,   et al.

Title: Method in a processor for dynamically during runtime allocating memory for in-memory hardware tracing
Patent Number: 7,437,618 Issued on 10/14/2008 to Al-Omari,   et al.

Title: Method, apparatus, and computer program product in a processor for concurrently sharing a memory controller among a tracing process and non-tracing processes using a programmable variable numb
Patent Number: 7,437,617 Issued on 10/14/2008 to Al-Omari,   et al.

Title: Dual CPU on-chip-debug low-gate-count architecture with real-time-data tracing
Patent Number: 7,437,616 Issued on 10/14/2008 to Lambrache,   et al.

Title: Storage system and a method for diagnosing failure of the storage system
Patent Number: 7,437,615 Issued on 10/14/2008 to Iwamitsu,   et al.

Title: Synchronization in an automated scripting framework
Patent Number: 7,437,614 Issued on 10/14/2008 to Haswell,   et al.

Title: Protecting an operating system kernel from third party drivers
Patent Number: 7,437,613 Issued on 10/14/2008 to Baumberger

Title: Postmortem detection of owned mutual exclusion locks
Patent Number: 7,437,612 Issued on 10/14/2008 to Cantrill

Title: System and method for problem determination using dependency graphs and run-time behavior models
Patent Number: 7,437,611 Issued on 10/14/2008 to Agarwal,   et al.

Title: Checking of the atomicity of commands executed by a microprocessor
Patent Number: 7,437,610 Issued on 10/14/2008 to Van Assche

Title: Reliable standby database failover
Patent Number: 7,437,609 Issued on 10/14/2008 to Anderson, Jr.,   et al.

Title: Reassigning storage volumes from a failed processing system to a surviving processing system
Patent Number: 7,437,608 Issued on 10/14/2008 to Kalos,   et al.

Title: Method and apparatus for restoring a device to a default state
Patent Number: 7,437,607 Issued on 10/14/2008 to Whitten,   et al.

Title: Method of checkpointing parallel processes in execution within plurality of process domains
Patent Number: 7,437,606 Issued on 10/14/2008 to Janakiraman,   et al.

Title: Hot standby method and apparatus
Patent Number: 7,437,605 Issued on 10/14/2008 to Blevins, Sr.

Title: Network storage appliance with integrated redundant servers and storage controllers
Patent Number: 7,437,604 Issued on 10/14/2008 to Davies,   et al.

Title: Method for restoring snapshot in a storage system
Patent Number: 7,437,603 Issued on 10/14/2008 to Ebata,   et al.

Title: Memory card apparatus configured to provide notification of memory capacity
Patent Number: 7,437,602 Issued on 10/14/2008 to Asari,   et al.

Title: Method and system for re-synchronizing an asynchronous mirror without data loss
Patent Number: 7,437,601 Issued on 10/14/2008 to Manley,   et al.

Title: Method of data writing to and data reading from storage device and data storage system
Patent Number: 7,437,600 Issued on 10/14/2008 to Tachikawa

Title: System and method for effectively implementing an immunity mode in an electronic device
Patent Number: 7,437,599 Issued on 10/14/2008 to Hillman

Title: System, method and circuit for mirroring data
Patent Number: 7,437,598 Issued on 10/14/2008 to Zohar,   et al.

Title: Write-back cache with different ECC codings for clean and dirty lines with refetching of uncorrectable clean lines
Patent Number: 7,437,597 Issued on 10/14/2008 to Kruckemyer,   et al.

Title: Self-healing control network for building automation systems
Patent Number: 7,437,596 Issued on 10/14/2008 to McFarland

Title: Row fault detection system
Patent Number: 7,437,595 Issued on 10/14/2008 to Archer,   et al.

Title: Server-side session management
Patent Number: 7,437,594 Issued on 10/14/2008 to Mount,   et al.

Title: Apparatus, system, and method for managing errors in prefetched data
Patent Number: 7,437,593 Issued on 10/14/2008 to Johnson,   et al.

Title: Information processing device using variable operation frequency
Patent Number: 7,437,592 Issued on 10/14/2008 to Shimoyama

Title: Method and apparatus for hardware timing optimizer
Patent Number: 7,437,591 Issued on 10/14/2008 to Wong

Title: Spread-spectrum clocking
Patent Number: 7,437,590 Issued on 10/14/2008 to Decker,   et al.

Title: Providing precise timing control within a standardized test instrumentation chassis
Patent Number: 7,437,589 Issued on 10/14/2008 to Le,   et al.

Title: Circuit card synchronization within a standardized test instrumentation chassis
Patent Number: 7,437,588 Issued on 10/14/2008 to Le,   et al.

Title: Method and system for updating a value of a slow register to a value of a fast register
Patent Number: 7,437,587 Issued on 10/14/2008 to Campbell

Title: Method and apparatus for managing a power load change in a system
Patent Number: 7,437,586 Issued on 10/14/2008 to Cornelius

Title: Mechanism for aligning lenticular material and image
Patent Number: 6,795,159 Issued on 09/21/2004 to Cassara

Title: Array substrate for in-plane switching mode liquid crystal display device and manufacturing method thereof
Patent Number: 6,795,151 Issued on 09/21/2004 to Lee

Title: Liquid crystal projection display
Patent Number: 6,795,132 Issued on 09/21/2004 to Huang

Title: Liquid crystal display device and electronic apparatus
Patent Number: 6,795,145 Issued on 09/21/2004 to Nishimura,   et al.

Title: Signal receiving apparatus, remote controller, signal receiving system, and apparatus to be controlled
Patent Number: 6,795,130 Issued on 09/21/2004 to Shibamiya

Title: External synchronization system using composite synchronization signal and camera system using the same
Patent Number: 6,795,124 Issued on 09/21/2004 to Gamo,   et al.

Title: Bistable device for reflection display with inverse contrast
Patent Number: 6,795,146 Issued on 09/21/2004 to Dozov,   et al.

Title: Liquid crystal display device and method for manufacturing the same
Patent Number: 6,795,143 Issued on 09/21/2004 to Fukushima

Title: Module for reflection type liquid crystal display device, method of manufacturing the same, and reflection type liquid crystal display device
Patent Number: 6,795,144 Issued on 09/21/2004 to Okuda,   et al.

Title: Focal-plane shutter for digital still cameras
Patent Number: 6,795,122 Issued on 09/21/2004 to Takahashi

Title: Video processing system and video processing method
Patent Number: 6,795,127 Issued on 09/21/2004 to Hori,   et al.

Title: Application device
Patent Number: 6,902,621 Issued on 06/07/2005 to Krägeloh,   et al.

Title: Camera phone and photographing method for a camera phone
Patent Number: 7,120,461 Issued on 10/10/2006 to Cho

Title: Amides as inhibitors for pyruvate dehydrogenase
Patent Number: 6,878,712 Issued on 04/12/2005 to Butlin,   et al.

Title: System and method for steering directional antenna for wireless communications
Patent Number: 7,120,468 Issued on 10/10/2006 to Wilhoyte,   et al.

Title: Tourniquet system
Patent Number: 6,884,254 Issued on 04/26/2005 to Brooks

Title: Portable computing, communication and entertainment device with central processor carried in a detachable handset
Patent Number: 7,120,462 Issued on 10/10/2006 to Kumar

Title: Evidencing and verifying indicia of value using secret key cryptography
Patent Number: 6,934,839 Issued on 08/23/2005 to Pagel

Title: Auto sensing home base station for mobile telephone with remote answering capabilites
Patent Number: 7,120,454 Issued on 10/10/2006 to Frank,   et al.

Title: Method of manufacturing a droplet deposition apparatus
Patent Number: 6,959,471 Issued on 11/01/2005 to Temple,   et al.

Title: Call connection management equipment for wireless mobile communication network
Patent Number: 7,120,464 Issued on 10/10/2006 to Umeda

Title: System and method for providing hands free operation of a phone
Patent Number: 7,120,476 Issued on 10/10/2006 to Yoo

Frequency converter and its control method Number:7,035,123 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Frequency converter and its control method

Abstract: Method of controlling a voltage controlled PWM (Pulse Width Modulated) frequency converter comprising a single phase rectifier bridge (10) connectable to a sinusoidal single phase supply, a DC intermediate circuit (11) and a controlled inverter bridge (12) for generating an AC output voltage with varying amplitude and frequency to a load, said inverter bridge (12) having PWM controlled semiconductor switches (V11 V16) and flywheel diodes (D11 D16) connected in inverse-parallel with the semiconductor switches, wherein the DC intermediate circuit (11) is provided with a DC capacitor unit, and wherein the frequency converter is controlled so that the supply line current (I.sub.in) is essentially sinusoidal and in phase with the supply line voltage (U.sub.in). The inverter bridge is controlled so that the curve of filtered average current (I.sub.dc) in the DC intermediate circuit follows essentially the curve of the rectified AC supply voltage (U.sub.dc), the rectifier bridge is (10) connected to the inverter bridge (12) directly without a DC capacitor unit acting as an intermediate energy storage, and the curve of the power fed to the load has essentially the form sin.sup.2(2.pi.ft) (f=line frequency t=time).

Patent Number: 7,035,123 Issued on 04/25/2006 to Schreiber,   et al.


Inventors: Schreiber; Dejan (Nurnberg, DE); Pyrhonen; Olli (Lappeenranta, FI); Silventoinen; Pertti (Lappeenranta, FI); Komulainen; Risto (Klaukkala, FI)
Assignee: Vacon Oyj (Vaasa, FI)
Semikron Elektronik GmbH (Nuremberg, DE)
Appl. No.: 766927
Filed: January 30, 2004


Foreign Application Priority Data

Jul 07, 2003 [EP] 03077175

Current U.S. Class: 363/37 ; 363/143; 363/34
Current International Class: H02M 5/45 (20060101)
Field of Search: 363/34,37,39,143,98 318/722,438,811,805


Foreign Patent Documents
44 28 682 Feb., 1996 DE
100 44 574 Mar., 2001 DE
Primary Examiner: Patel; Rajnikant B.
Attorney, Agent or Firm: Birch, Stewart, Kolasch & Birch, LLP

Claims



The invention claimed is:

1. A method of controlling a voltage controlled PWM (Pulse Width Modulated) frequency converter comprising a single phase rectifier bridge (10) connectable to a sinusoidal single phase supply, a DC intermediate circuit (11) and a controlled inverter bridge (12) for generating an AC output voltage (U.sub.out) with varying amplitude and frequency to a load, said inverter bridge (12) having PWM controlled semiconductor switches (V11 V16) and flywheel diodes (D11 D16) connected in inverse-parallel with the semiconductor switches, the method comprising the steps of: controlling the frequency converter so that the supply line current (I.sub.in) is substantially sinusoidal and in phase with the supply line voltage (U.sub.in), controlling the inverter bridge so that a curve of filtered average current (I.sub.dc) in the DC intermediate circuit substantially follows a curve of a rectified AC supply voltage (U.sub.dc), and directly connecting the rectifier bridge is (10) to the inverter bridge (12), wherein a curve of the power fed to a load is formed substantially as sin.sup.2(2.pi.ft) (f=line frequency t=time).

2. A method as defined in claim 1, further comprising the step of: providing the DC intermediate circuit with a DC capacitor unit having a low capacitance value, the DC capacitor being for limiting voltage spikes produced in switching situations, but not acting as an energy source.

3. The method as defined in claim 1, further comprising the step of: connecting two phase switches of the inverter bridge to two windings of a single phase motor and connecting a third phase switch of the inverter bridge to a third phase winding of the single phase motor for producing a start torque through the third phase winding in order to avoid a use of a separate start capacitor in the motor.

4. A voltage controlled PWM (Pulse Width Modulated) frequency converter comprising: a single phase rectifier bridge (10) connectable to a sinusoidal single phase supply, a DC intermediate circuit (11), a controlled inverter bridge (12) for generating an AC output voltage with varying frequency to a load and a PWM controller unit (14), said inverter bridge (12) having PWM controlled semiconductor switches (V11 V16) and flywheel diodes (D11 D16) connected in inverse-parallel with the semiconductor switches, wherein the PWM controller unit (14) controls the frequency converter so that the supply line current (I.sub.in) is substantially sinusoidal and in phase with a supply line voltage (U.sub.in), wherein the PWM controller unit (14) controls the inverter bridge so that the curve of filtered average current (I.sub.dc) in the DC intermediate circuit substantially follows a curve of a rectified AC supply voltage (U.sub.dc), wherein the rectifier bridge is (10) directly connected to the inverter bridge, and wherein a curve of a power fed to a load is formed substantially as sin.sup.2(2.pi.ft) (f=line frequency t=time).

5. The voltage controlled PWM (Pulse Width Modulated) frequency converter as defined in claim 4, wherein the DC intermediate circuit is provided with a DC capacitor unit having a low capacitance value, the DC capacitor being for limiting voltage spikes produced in switching situations.

6. The voltage controlled PWM (Pulse Width Modulated) frequency converter as defined in claim 4, further comprising: a filter unit consisting of inductors and capacitors on the supply line side in order to filter off high-frequency harmonics from a supply current.

7. The voltage controlled PWM (Pulse Width Modulated) frequency converter as defined in claim 4, wherein two phase switches of the inverter bridge are connected to windings of a single phase motor and third phase switch of the inverter bridge produces a start torque through a third phase winding of the single phase motor in order to avoid a use of a separate start capacitor in the motor.
Description



CROSS-REFERENCE TO RELATED APPLICATION

This Nonprovisional application claims priority under 35 U.S.C. .sctn. 119(a) on Patent Application No. 03077175.2 filed in EUROPE on Jul. 7, 2003, the entire contents of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a voltage controlled PWM (Pulse Width Modulated) frequency converter comprising a single phase rectifier bridge, a DC intermediate circuit and a controlled inverter bridge for generating an AC output voltage with varying voltage and frequency. The present invention also relates to a method for controlling such a frequency converter.

2. Description of Background Art

FIG. 1a presents a prior art single phase PWM frequency converter. It comprises a rectifier bridge 10 for rectifying an AC voltage U.sub.in of a supply line to a DC voltage U.sub.dc for a DC intermediate circuit 11 and an inverter bridge 12 for the inversion of the intermediate circuit DC voltage U.sub.dc into a single phase or three phase variable frequency AC voltage U.sub.out. Such single phase frequency converter may be connected to small single or three phase AC loads, such as a pump or fan motor 13. The inverter bridge 12 may be a full-wave bridge with pulse-width-modulated semiconductor switches V11 to V16, such as insulated gate bipolar transistor (IGBTs), and flywheel diodes D11 to D16 connected in inverse-parallel with the semiconductor switches. The semiconductor switches V11 to V16 are controlled with pulse-width modulation by means of a PWM control unit 14. The rectifier bridge 10 may be a full-wave diode bridge with four diodes D1 to D4 connected to the phase and neutral lines of the AC supply voltage U.sub.in.

FIG. 1b presents some typical signal waveforms of a prior art single phase converter. The target of the motor control is normally to get the motor shaft torque to be as constant as possible in a constant operation point. For this target it is good if the DC intermediate circuit voltage is constant, because then the formation of the exact output voltage U.sub.out which is essential in determining the motor shaft torque, is easier. This is why the capacitance of the DC intermediate circuit capacitor Cdc is normally dimensioned to be very large. The DC intermediate circuit current Idc consists of pulses according to the inverter PWM operation. When the voltage U.sub.dc is constant and the motor operation point stable, the pulse train Idc is quite constant, as shown in FIG. 1b.

The smooth DC intermediate circuit voltage U.sub.dc causes the rectified supply AC voltage U.sub.in to be higher than the DC voltage U.sub.dc only for very short periods. This causes the supply phase current waveform I.sub.in to be very narrow and high pulse according to FIG. 1b, because the current I.sub.in can flow only when U.sub.in is higher than Udc. This kind of line current waveform causes problems; e.g., in component dimensioning, and it can cause electric noise problems in the supply line.

There are several known methods to reduce the supply line current problem. Extra filtering, consisting of reactors and capacitors, can be used. One known solution is the so-called PFC (Power Factor Correction) circuit shown in FIG. 2a. It consists of a reactor L21, a diode D21 and a semiconductor switch V21 such as an IGBT. The switch V21 is controlled so that the reactor current is as close as possible sinusoidal and in phase with the line voltage U.sub.in (see FIG. 2b). When using PFC, the DC intermediate circuit voltage U.sub.dc is normally constant and higher than the peak value of the line voltage U.sub.in. EP-A2-1170853 discloses a single-phase AC-DC converter including a PFC power supply section, where a rectified current obtained by rectifying an electric current from an AC supply is switched, a DC--DC power supply section, where a direct current obtained by rectifying and smoothing an electric current from an AC supply is switched, a first switching element for conducting a switching operation in the PFC power supply section, a second switching element for conducting a switching operation in the DC--DC power supply section, a drive pulse generating circuit for generating first drive pulses for driving said first switching element and second drive pulses for driving said second switching element and a servo loop for controlling the drive pulse generating circuit.

Prior art solutions aim at maintaining a constant voltage U.sub.dc in the DC intermediate circuit by using a high-capacitance DC intermediate capacitor Cdc for intermediate energy storage. The ratings of the capacitors are generally determined by the capacitors' ability to withstand the electric current ripple and voltage loading applied to them and the required service lifetime. These requirements normally cause the DC capacitor components to be bulky and expensive.

Further, the line current in the supply AC mains in the prior art frequency converters is neither sinusoidal nor in phase with the supply voltage. For this reason the prior art single phase frequency converters can be provided with an active PFC (Power Correction Factor) circuit 15 in order to make the input current sinusoidal, and to compensate the power factor, so that the line current I.sub.in will be in phase with the line voltage U.sub.in. However, such PFC circuits make the frequency converter more expensive and complicated.

The object of the prior art frequency converter is to control the output voltage U.sub.out so that the motor shaft torque is as smooth as possible. On the other hand it is known that in most applications where one phase motors have been used, e.g., in pump and fan drives, the shaft torque does not need to be smooth. This is obvious according to the one phase motor signal waveforms presented in FIG. 3, where u=line voltage, i=line current and P=motor power (P=u*i). Because both the voltage and current are sinusoidal, the power fed to the motor is sinusoidal also. Normally the load inertia is so high that the shaft speed remains about constant, which means that also the shaft torque fluctuation is similar to that of the power (P=.omega.T, where co is the shaft angular speed).

SUMMARY AND OBJECTS OF THE INVENTION

One object of the present invention is to eliminate the drawbacks of prior-art solutions, especially in applications which allow high fluctuation in the shaft torque, and to achieve a control arrangement that will minimize the capacitance of the DC intermediate capacitor even by a factor of 20 or more compared with the prior art capacitors.

A further object of the present invention is to achieve a control arrangement wherein the inventive PWM controller produces at least nearly sinusoidal line current.

In the present invention the frequency converter is controlled so that the curve of filtered average current in the DC intermediate circuit follows the curve of the rectified AC supply voltage. Further, the rectifier bridge is connected to the inverter bridge directly without a DC capacitor unit acting as an intermediate energy storage. Therefore also the line current I.sub.in is sinusoidal and is in phase with the line voltage U.sub.in so that the power factor cos.omega.=1 without a separate PFC circuit. The curve of the DC intermediate voltage follows the curve of the rectified sinusoidal line voltage. The curve of the active power fed to the load (and also the curve of the torque when the rotation speed is assumed to be constant) has the form sin.sup.2(2.pi.ft) (f=line frequency, t=time).

Since according to the present invention it is possible to connect the rectifier bridge to the inverter bridge directly without a DC capacitor unit acting as an intermediate energy storage, the DC intermediate capacitor Cdc and also the physical dimensions of the frequency converter can be minimized.

Although the frequency converter according to the present invention requires no capacitor for smoothing the intermediate circuit DC voltage, a capacitor with a low capacitance value may still be used in order to limit the voltage spikes produced in switching situations by the energy latent in the stray inductances of the DC intermediate circuit. Similarly, a filter unit consisting of inductors with a low inductance value and capacitors with a low capacitance value may be used on the supply line side to filter high-frequency harmonics from the supply current.

BRIEF DESCRIPTION OF THE DRAWINGS

In the following, preferred embodiments of the present invention will be described in detail by reference to the drawings, wherein

FIG. 1a presents a prior art single phase PWM frequency converter,

FIG. 1b illustrates typical waveforms of the line current and voltage and the DC intermediate current and voltage in a prior art single phase PWM frequency converter,

FIG. 2a presents a prior art single phase PWM frequency converter, where the line current waveform has been improved by using a PFC circuit,

FIG. 2b illustrates typical waveforms of the line current and voltage and the DC intermediate voltage in a prior art single phase PWM frequency with a PFC circuit,

FIG. 3 illustrates typical waveforms of the line current and voltage and power of a one phase motor connected to a one phase line,

FIG. 4a presents a single phase PWM frequency converter, according to the present invention, and

FIG. 4b illustrates typical waveforms of the line current and the DC intermediate current and voltage in a single phase PWM frequency converter according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 4a presents a single phase PWM frequency converter according to the present invention. As in the prior art (see FIG. 1a), the PWM frequency converter of the present invention includes a rectifier bridge 10 for rectifying an AC voltage U.sub.in of a supply line to a DC voltage U.sub.dc for a DC intermediate circuit 11 and a three phase inverter bridge 12 for the inversion of the intermediate circuit DC voltage U.sub.dc into a single phase or three phase variable frequency AC voltage U.sub.out. The frequency converter is connected to small three phase AC load, such as a pump or fan motor 13. The inverter bridge 12 is a full-wave bridge with pulse-width-modulated semiconductor switches V11 to V16, such as insulated gate bipolar transistors (IGBTs), and flywheel diodes D11 to D16 connected in inverse-parallel with the semiconductor switches. The semiconductor switches V11 to V16 are controlled with pulse-width modulation by means of a PWM control unit 14. The rectifier bridge 10 may be a full-wave diode bridge with four diodes D1 to D4 connected to the single phase AC supply voltage U.sub.in. A small capacitor Cdc, which does not function as an energy storage, but only functions to reduce voltage spikes during IGBT switching, is connected in the DC intermediate circuit. A small reactor Lac may be connected between the supply voltage U.sub.in and the rectifier bridge 10 in order to reduce high-frequency harmonics and noise caused by the frequency converter operation to the line.

According to the invention the output voltage U.sub.out and the output frequency f.sub.out of the frequency converter are controlled so that the curve of filtered average current I.sub.dc in the DC intermediate circuit follows the curve of the rectified AC supply voltage U.sub.dc. Further, because there is no energy storage capacitor in the DC intermediate circuit also the line current I.sub.in is sinusoidal and is in phase with the line voltage U.sub.in so that the power factor cos.omega.=1. Also the curve of the DC intermediate voltage Udc follows the curve of the rectified sinusoidal line voltage (see FIG. 4b). Because both the DC intermediate circuit voltage U.sub.dc and current I.sub.dc follow the line voltage sinusoidal waveform, the curve of the power fed to the motor (and also the curve of the torque when the rotation speed is assumed to be constant) has the form sin.sup.2(2.pi.ft) (f=line frequency, t=time).

For the proper operation of the frequency converter the motor has to be controlled so that the fundamental wave of the output voltage is maintained essentially in a right value determined by the motor operating point. It may be controlled, e.g., so that in average the relation U.sub.out/f.sub.out, where U.sub.out is the output voltage and f.sub.out the output frequency, is kept constant.

The control unit 14 has thus two main tasks according to this invention; it has to control the output voltage U.sub.out and frequency f.sub.out so that the average voltage value is correct and the average DC intermediate circuit current Idc follows the rectified line voltage waveform U.sub.dc.

The motor M can be either a single phase or three phase motor. In the single phase operation the phase into which a start capacitor is normally connected is controlled at the start with the third phase switch of the inverter in order to produce a sufficient start torque. A separate start capacitor is thus not needed.

It is obvious to the person skilled in the art that the embodiments of the invention are not restricted to the examples presented above, but that they can be varied within the scope of the following claims. Besides IGBTs, the fully controllable semiconductor switches used may also consist of other fully grid-controlled semiconductor switches, i.e. switches that can be turned on and off, such as MOSFETs.

Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

*


Free Web Sudoku Puzzles.
Solve with your browser.
  4 9         6  
  7       5      
8       6 1      
    6     4 7    
9               1
    4 7     2    
      8 2       5
      9       4  
  3         6 8  
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!