Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Collimator with adjustable focal length
Patent Number: 7,436,934 Issued on 10/14/2008 to Hartick,   et al.

Title: Method of manufacturing, and a collimator mandrel having variable attenuation characteristics for a CT system
Patent Number: 7,436,933 Issued on 10/14/2008 to Saunders,   et al.

Title: X-ray radiation sources with low neutron emissions for radiation scanning
Patent Number: 7,436,932 Issued on 10/14/2008 to Clayton

Title: X-ray source for generating monochromatic x-rays
Patent Number: 7,436,931 Issued on 10/14/2008 to Harding

Title: Method for controlling the dose or the dose rate when recording x-ray images
Patent Number: 7,436,930 Issued on 10/14/2008 to Bernhardt,   et al.

Title: Radiographic system
Patent Number: 7,436,929 Issued on 10/14/2008 to Sakata,   et al.

Title: Radiotherapy device control apparatus and radiation irradiation method
Patent Number: 7,436,928 Issued on 10/14/2008 to Urano,   et al.

Title: Imaging apparatus and method for the operation thereof
Patent Number: 7,436,927 Issued on 10/14/2008 to Hempel

Title: Fluorescent X-ray analysis apparatus
Patent Number: 7,436,926 Issued on 10/14/2008 to Matoba,   et al.

Title: Computer tomography method for objects moving periodically
Patent Number: 7,436,925 Issued on 10/14/2008 to Manzke,   et al.

Title: Data managing system, x-ray computed tomographic apparatus, and x-ray computed tomographic system
Patent Number: 7,436,924 Issued on 10/14/2008 to Takahashi,   et al.

Title: Shift register circuit and image display apparatus containing the same
Patent Number: 7,436,923 Issued on 10/14/2008 to Tobita

Title: Electricity and steam generation from a helium-cooled nuclear reactor
Patent Number: 7,436,922 Issued on 10/14/2008 to Peter

Title: Frequency sampling phase detector
Patent Number: 7,436,921 Issued on 10/14/2008 to Mulbrook,   et al.

Title: Burst mode receiver based on charge pump PLL with idle-time loop stabilizer
Patent Number: 7,436,920 Issued on 10/14/2008 to Shachar,   et al.

Title: Methods and apparatus for bit synchronizing data transferred across a multi-pin asynchronous serial interface
Patent Number: 7,436,919 Issued on 10/14/2008 to Rahman,   et al.

Title: Output stage synchronization
Patent Number: 7,436,918 Issued on 10/14/2008 to Kost,   et al.

Title: Controller for clock synchronizer
Patent Number: 7,436,917 Issued on 10/14/2008 to Adkisson,   et al.

Title: Pulse modulator and PPM demodulation determining circuit employed in ultra wideband wireless communications
Patent Number: 7,436,916 Issued on 10/14/2008 to Akahori,   et al.

Title: FIR filter of DS-CDMA UWB modem transmitter and control method thereof
Patent Number: 7,436,915 Issued on 10/14/2008 to Kang,   et al.

Title: Methods and apparatus for providing television signals
Patent Number: 7,436,914 Issued on 10/14/2008 to Lin

Title: Automatic gain control apparatus
Patent Number: 7,436,913 Issued on 10/14/2008 to Kang,   et al.

Title: Nyquist folded bandpass sampling receivers and related methods
Patent Number: 7,436,912 Issued on 10/14/2008 to Fudge,   et al.

Title: Nyquist folded bandpass sampling receivers with narrow band filters for UWB pulses and related methods
Patent Number: 7,436,911 Issued on 10/14/2008 to Fudge,   et al.

Title: Direct bandpass sampling receivers with analog interpolation filters and related methods
Patent Number: 7,436,910 Issued on 10/14/2008 to Fudge,   et al.

Title: Method for estimating time of arrival of received signals for ultra wide band impulse radio systems
Patent Number: 7,436,909 Issued on 10/14/2008 to Sahinoglu,   et al.

Title: UWB transceiving apparatus and method for dynamically reducing interference
Patent Number: 7,436,908 Issued on 10/14/2008 to You,   et al.

Title: Analog compression of GPS C/A signal to audio bandwidth
Patent Number: 7,436,907 Issued on 10/14/2008 to Norman

Title: Synchronous detector with high accuracy in detecting synchronization and a method therefor
Patent Number: 7,436,906 Issued on 10/14/2008 to Goto

Title: Receiver device, communications device, wireless LAN device, power control method for a receiver device, power control program for a receiver device, and storage medium
Patent Number: 7,436,905 Issued on 10/14/2008 to Shirakawa,   et al.

Title: Data recovery apparatus and method for decreasing data recovery error in a high-speed serial link
Patent Number: 7,436,904 Issued on 10/14/2008 to Kwak

Title: Multicarrier transmitter and method for transmitting multiple data streams with cyclic delay diversity
Patent Number: 7,436,903 Issued on 10/14/2008 to Sandhu,   et al.

Title: Multi-dimensional space Gray code maps for multi-dimensional phase modulation as applied to LDPC (Low Density Parity Check) coded modulation
Patent Number: 7,436,902 Issued on 10/14/2008 to Shen,   et al.

Title: Selection of channel coding and multidimensional interleaving schemes for improved performance
Patent Number: 7,436,901 Issued on 10/14/2008 to Tynderfeldt,   et al.

Title: Intermodulation distortion identification and quantization circuit for a linear amplifier system
Patent Number: 7,436,900 Issued on 10/14/2008 to Hoffmann

Title: Method and apparatus for data transfer using wideband bursts
Patent Number: 7,436,899 Issued on 10/14/2008 to Rogerson,   et al.

Title: Integrated circuit (IC) card, data transmission apparatus, data transmission method and computer program of data transmission method
Patent Number: 7,436,898 Issued on 10/14/2008 to Kato,   et al.

Title: OFDM receiving apparatus and receiving method thereof
Patent Number: 7,436,897 Issued on 10/14/2008 to Sanada,   et al.

Title: Method and apparatus for coding in a telecommunications system
Patent Number: 7,436,892 Issued on 10/14/2008 to Lundby,   et al.

Title: Burst mode memory fetches when decoding compressed image data
Patent Number: 7,436,891 Issued on 10/14/2008 to Taunton

Title: Quantization control system for video coding
Patent Number: 7,436,890 Issued on 10/14/2008 to Takagi,   et al.

Title: Methods and systems for reducing requantization-originated generational error in predictive video streams using motion compensation
Patent Number: 7,436,889 Issued on 10/14/2008 to Moni,   et al.

Title: Method and apparatus for redundant image encoding and decoding
Patent Number: 7,436,888 Issued on 10/14/2008 to Kim,   et al.

Title: Coding scene transitions in video coding
Patent Number: 7,436,886 Issued on 10/14/2008 to Hannuksela

Title: Method for presenting streaming media
Patent Number: 7,436,885 Issued on 10/14/2008 to Burg,   et al.

Title: Method and system for wavelet packet transmission using a best base algorithm
Patent Number: 7,436,884 Issued on 10/14/2008 to Chen,   et al.

Title: Nonlinear inversion
Patent Number: 7,436,883 Issued on 10/14/2008 to Batruni

Title: Decision feedback equalizer and clock and data recovery circuit for high speed applications
Patent Number: 7,436,882 Issued on 10/14/2008 to Momtaz

Title: Per-bin DFE for advanced OQAM-based multi-carrier wireless data transmission systems
Patent Number: 7,436,881 Issued on 10/14/2008 to Nedic,   et al.

Title: Adaptive filtering using fast affine projection adaptation
Patent Number: 7,436,880 Issued on 10/14/2008 to Ding

Title: Spread communication system and mobile station thereof
Patent Number: 7,436,879 Issued on 10/14/2008 to Iwamoto,   et al.

Title: Method and apparatus for efficient carrier bin search for a composite spreading code
Patent Number: 7,436,878 Issued on 10/14/2008 to Harris,   et al.

Title: Method and apparatus to perform surgical reactive jamming while maintaining simultaneous tactical communications
Patent Number: 7,436,877 Issued on 10/14/2008 to Karlsson

Title: System and method for fast acquisition of ultra wideband signals
Patent Number: 7,436,876 Issued on 10/14/2008 to Fisher,   et al.

Title: Laser module having controlled optical power density at exposed surfaces
Patent Number: 7,436,875 Issued on 10/14/2008 to Miura

Title: Laser device
Patent Number: 7,436,874 Issued on 10/14/2008 to Onishi,   et al.

Title: Optical device and semiconductor laser oscillator
Patent Number: 7,436,873 Issued on 10/14/2008 to Sugitatsu,   et al.

Title: High frequency discharge excited gas laser oscillator
Patent Number: 7,436,872 Issued on 10/14/2008 to Egawa,   et al.

Title: Method and device for performing wavelength modulation with Distributed Bragg Reflector (DBR) laser
Patent Number: 7,436,871 Issued on 10/14/2008 to Hu,   et al.

Title: Semiconductor laser device and method for manufacturing the same
Patent Number: 7,436,870 Issued on 10/14/2008 to Ono,   et al.

Title: Modular diode laser assembly
Patent Number: 7,436,868 Issued on 10/14/2008 to Schulte,   et al.

Title: Method for transmitting voice data packets
Patent Number: 7,436,856 Issued on 10/14/2008 to Lipp

Title: System and method for partitioning a DSLAM network
Patent Number: 7,436,849 Issued on 10/14/2008 to Amrany,   et al.

Title: Methods and apparatus for reconfiguring packets to have varying sizes and latencies
Patent Number: 7,436,829 Issued on 10/14/2008 to Chen,   et al.

Title: Packet switched network voice communication
Patent Number: 7,436,818 Issued on 10/14/2008 to Nakhla,   et al.

Title: Ad Hoc wireless node and network
Patent Number: 7,436,789 Issued on 10/14/2008 to Caliskan,   et al.

Title: Related-packet identification
Patent Number: 7,436,778 Issued on 10/14/2008 to Iannaccone,   et al.

Title: Method, apparatus and computer program for transmitting a packet
Patent Number: 7,436,768 Issued on 10/14/2008 to Yun

Title: Method and apparatus for controlling the transmission of cells across a network
Patent Number: 7,436,767 Issued on 10/14/2008 to Wei

Title: Telecommunication network support for service based policy in roaming configurations
Patent Number: 7,436,766 Issued on 10/14/2008 to Alfano,   et al.

Title: Method and apparatus for dynamically allocating upstream bandwidth in passive optical networks
Patent Number: 7,436,765 Issued on 10/14/2008 to Sisto,   et al.

Title: Notification of control information in wireless communication system
Patent Number: 7,436,764 Issued on 10/14/2008 to Lee,   et al.

Title: Data communication apparatus with a dual mode protection switching system
Patent Number: 7,436,763 Issued on 10/14/2008 to Phelps,   et al.

Title: Apparatus and method for connecting fibre channel devices via bypass buffers
Patent Number: 7,436,761 Issued on 10/14/2008 to Winter,   et al.

Title: Method for reading sensor
Patent Number: 7,436,760 Issued on 10/14/2008 to Chen

Integrated motor device and method of setting and reading driver configuration parameters using driver configuration data embedded in driver control signals Number:7,417,399 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Integrated motor device and method of setting and reading driver configuration parameters using driver configuration data embedded in driver control signals

Abstract: An integrated motor device with driver circuitry and method of setting and reading configuration parameters of the driver circuitry uses configuration data embedded in driver control signals to set at least one configuration parameter of the driver circuitry.

Patent Number: 7,417,399 Issued on 08/26/2008 to Chang


Inventors: Chang; Christopher C. (Brentwood, CA)
Assignee: Arcus Technology, Inc (Fremont, CA)
Appl. No.: 11/525,650
Filed: September 21, 2006


Current U.S. Class: 318/561 ; 700/47
Current International Class: G05B 13/02 (20060101); G05B 11/01 (20060101)
Field of Search: 318/560,561,434,471,472 388/934 700/28,44,45,47,67,73,83,86,89


References Cited [Referenced By]

U.S. Patent Documents
3959776 May 1976 Morley
6697685 February 2004 Caldwell
6759822 July 2004 Marusarz
7194321 March 2007 Sun et al.
Primary Examiner: Ro; Bentsu
Attorney, Agent or Firm: Ham; Thomas H. Wilson & Ham

Claims



What is claimed is:

1. A motor device comprising: a motor; driver circuitry connected to said motor to control said motor, said driver circuitry being configurable with respect to driver configuration parameters; a plurality of terminals to receive driver control signals with embedded driver configuration data from an external source; and a processor connected to at least some of said terminals to receive said driver control signals with said embedded driver configuration data, said processor being configured to detect and extract said embedded driver configuration data in said driver control signals to produce a driver configuration signal using said embedded driver configuration data, said processor being connected to said driver circuitry to transmit said driver configuration signal to said driver circuitry to set at least one of said driver configuration parameters, wherein said driver control signals include an enable signal, a direction signal and a pulse signal, wherein said processor is configured to detect said embedded driver configuration data in one of said enable, direction and pulse signals, and wherein said processor is further configured to detect start and end conditions indicated by at least one of said enable, direction and pulse signals to clock in said embedded driver configuration data in one of said enable, direction and pulse signals.

2. The device of claim 1 wherein said driver circuitry includes a translator.

3. The device of claim 1 wherein said driver circuitry is configurable with respect to a driver configuration parameter selected from a group consisting of microstep setting and directional polarity setting.

4. The device of claim 1 wherein said processor is configured to detect said embedded driver configuration data in said direction signal, said processor being further configured to detect start and end conditions indicated by said direction and pulse signals to clock in said embedded driver configuration data in said direction signal.

5. The device of claim 1 wherein said processor is configured to detect said embedded driver configuration data in one of said driver control signals when said motor is disabled by another driver control signal.

6. The device of claim 1 wherein said driver circuitry and said processor are both connected to said terminals so that said processor receives said driver control signals with said embedded configuration data.

7. The device of claim 1 wherein said processor is exclusively connected to said terminals to receive said driver control signals with said embedded driver configuration data.

8. The device of claim 7 wherein said processor is configured to perform functions of a driver translator.

9. The device of claim 1 wherein said processor is configured to generate output driver control signals embedded with driver configuration setting data, said driver configuration setting data including information of configuration settings of said driver circuitry.

10. A method of setting configuration parameters of driver circuitry of a motor device, said method comprising: receiving driver control signals with embedded driver configuration data from an external source at terminals of said motor device, said driver control signals including an enable signal, a direction signal and a pulse signal; detecting said embedded driver configuration data within one of said enable, direction and pulse signals of said driver control signals received at the terminals, including detecting start and end conditions indicated by at least one of said enable, direction and pulse signals of said driver control signals to clock in said embedded driver configuration data in one of said enable, direction and pulse signals; extracting said embedded driver configuration data from said driver control signals to produce a driver configuration signal; and transmitting said driver configuration signal to said driver circuitry to set at least one configuration parameter of said driver circuitry.

11. The method of claim 10 wherein said detecting includes detecting said embedded driver configuration data in one of said driver control signals when a motor of the motor device is disabled by another driver control signal.

12. The method of claim 10 wherein said configuration parameter is a driver configuration parameter selected from a group consisting of microstep setting and directional polarity setting.

13. The method of claim 10 wherein said detecting includes detecting said embedded driver configuration data in said direction signal and detecting start and end conditions indicated by said direction and pulse signals to clock in said embedded driver configuration data in said direction signal.

14. The method of claim 10 wherein said receiving includes receiving said driver control signals with said embedded driver configuration data at both said driver circuitry and a processor of said motor device and wherein said transmitting includes transmitting said driver configuration signal from said processor to said driver circuitry.

15. The method of claim 10 wherein said receiving includes exclusively receiving said driver control signals with said embedded driver configuration data at a processor of said motor device and wherein said transmitting includes transmitting said driver configuration signal from said processor to said driver circuitry.

16. The method of claim 10 further comprising generating output driver control signals embedded with driver configuration setting data, said driver configuration setting data including information of configuration settings of said driver circuitry.
Description



BACKGROUND OF THE INVENTION

Some conventional stepper motors and digital servo motors are integrated with motor driver circuitry, which provides driving signals to the connected motor. The driver circuitry of these conventional integrated motors is controlled using digital control signals from an external controller. Thus, conventional integrated motors include input/output (I/O) pins to receive digital control signals from the controller. As an example, the digital control signals may include an enable signal, a direction signal and a pulse signal.

The driver circuitry of these conventional integrated motors is usually designed such that configuration parameters or values of the driver circuitry can be set or changed with respect to, for example, maximum current, microstep, gains and directional polarity. These configuration parameters of the driver circuitry are typically set using one of two methods. The first method involves the use of mechanical control devices, such as dip switches, jumpers, mechanical switches and potentiometers, which are electrically connected to the driver circuitry. The second method involves the use of a computer, which is connected to the driver circuitry via a serial communication connection, such as RS-232, Universal Serial Bus (USB), Ethernet or Serial Peripheral Interface Bus (SPI).

A concern with the first method for setting the configuration parameters of the driver circuitry is that access to the mechanical control devices to set the configuration parameters may be difficult. The mechanical control devices and the driver circuitry are usually situated in the housing of an integrated motor. Thus, one or more sections of the motor housing may have to be removed to access the mechanical control devices.

A concern with the second method for setting the configuration parameters of the driver circuitry is that this method requires a serial communication port and related communication components to receive and transmit data with a computer, which can increase the manufacturing cost of the integrated motor.

Therefore, there is a need for an integrated motor device with driver circuitry and method of setting configuration parameters of the driver circuitry, which can alleviate the above-described concerns.

SUMMARY OF THE INVENTION

An integrated motor device with driver circuitry and method of setting and reading configuration parameters of the driver circuitry uses configuration data embedded in driver control signals to set at least one configuration parameter of the driver circuitry. Consequently, the integrated motor device does not require mechanical control devices, such as dip switches, jumpers, mechanical switches or potentiometers, to set the configuration parameters of the driver circuitry. The integrated motor device also does not require a serial communication port and related communication components to receive and transmit data with a computer to set the configuration parameters of the driver circuitry. As a result, the manufacturing cost of the integrated motor device can be significantly decreased.

An integrated motor device in accordance with an embodiment of the invention comprises a motor, driver circuitry and a processor. The driver circuitry is connected to the motor to control the motor. The driver circuitry is configurable with respect to driver configuration parameters. The processor is connected to receive driver control signals with embedded driver configuration data. The processor is configured to detect and extract the embedded driver configuration data in the driver control signals to produce a driver configuration signal using the embedded driver configuration data. The processor is connected to the driver circuitry to transmit the driver configuration signal to the driver circuitry to set at least one of the driver configuration parameters.

A method of setting configuration parameters of driver circuitry of an integrated motor device in accordance with an embodiment of the invention comprises receiving driver control signals with embedded driver configuration data, detecting the embedded driver configuration data within the driver control signals, extracting the embedded driver configuration data from the driver control signals to produce a driver configuration signal, and transmitting the driver configuration signal to the driver circuitry to set at least one configuration parameter of the driver circuitry.

Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrated by way of example of the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of an integrated motor device with driver circuitry in accordance with an embodiment of the invention.

FIG. 2 a block diagram of an integrated motor device with driver circuitry in accordance with another embodiment of the invention.

FIG. 3 is a diagram showing examples of enable, pulse and direction signals with embedded driver configuration data to set configuration parameters of the driver circuitry in accordance with an embodiment of the invention.

FIG. 4 is a diagram showing examples of enable, pulse, direction and in-position signals with embedded driver configuration setting data to provide current configuration settings of the driver circuitry in accordance with an embodiment of the invention.

FIG. 5 is a process flow diagram of a method of setting configuration parameters of driver circuitry of an integrated motor device in accordance with an embodiment of the invention.

DETAILED DESCRIPTION

With reference to FIG. 1, an integrated motor device 100 in accordance with an embodiment of the invention is described. Similar to other conventional integrated motor devices, the integrated motor device 100 includes both a motor 102 and driver circuitry 104. However, as described in more detail below, the integrated motor device 100 is designed such that digital driver control signals, which are used exclusively to control the driver circuitry and to provide status of the driver circuitry in conventional integrated motor devices, are also used to set or change configuration parameters or values of the driver circuitry 104, as well as to provide current configuration settings of the driver circuitry. Thus, the integrated motor device 100 does not require mechanical control devices, such as dip switches, jumpers, mechanical switches or potentiometers, to set the configuration parameters of the driver circuitry 104. The integrated motor device 100 also does not require a serial communication port and related communication components to receive and transmit data with a computer to set the configuration parameters of the driver circuitry 104. As a result, the manufacturing cost of the integrated motor device 100 can be significantly decreased.

As shown in FIG. 1, the integrated motor device 100 includes the motor 102, the driver circuitry 104, a processor 106 and input/output (I/O) pins or terminals 108A-108E. The motor 102 can be any type of an electrical motor. As an example, the motor 102 may be a stepper motor or a digital servo motor. The motor 102 is electrically connected to the driver circuitry 104, which provides driving signals to the motor.

The driver circuitry 104 is configured to be controlled by input digital control signals that are transmitted to the driver circuitry from an external controller (not shown). In this embodiment, the input digital control signals used to control the driver circuitry 104 include an enable signal, a direction signal and a pulse signal. However, in other embodiments, the driver circuitry 104 may be configured to be controlled by other input digital control signals. The driver circuitry 104 is also configured to transmit output digital control signals to the external controller. In this embodiment, the output digital control signals include an alarm signal and an in-position signal. The alarm signal may indicate that the integrated motor device 100 is too hot, that the over current is detected and/or that position error is detected. In other embodiments, the driver circuitry 104 may be configured to transmit other output digital control signals. Thus, as used herein, control signals include incoming signals to control the driver circuitry 104, as well as outgoing signals to provide status of the integrated motor device 100.

As illustrated in FIG. 1, the driver circuitry 104 is electrically connected to the I/O pins 108A-108E. The I/O pins 108a-108e include a PULSE pin 108A, a DIR pin 108B, an ENABLE pin 108C, an ALARM pin 108D and an IN POS pin 108E. The PULSE, DIR and ENABLE pins 108A, 108B and 108C are used to receive the pulse, direction and enable signals, respectively, from the external controller. The ALARM pin 108D and the IN POS pin 108E are used to transmit the alarm and in-position signals, respectively, to the external controller. In other embodiments in which the drive circuitry 104 uses additional digital control signals, the integrated motor device 100 may include additional I/O pins.

In this embodiment, the driver circuitry 104 includes a translator 110, which translates the received digital control signals to produce the appropriate driving signals to control the motor 102. Driver translators are well known, and thus, the translator 110 of the driver circuitry 104 is not described herein in detail.

The driver circuitry 104 is configurable with respect to configuration parameters. These driver configuration parameters may include microstep setting, maximum current setting, gain settings, polarity setting with respect to direction and other common settings for motor driver circuitry. The driver configuration parameters of the driver circuitry 104 can be set or changed using one or more driver configuration signals, which are transmitted to the driver circuitry 104 from the processor 106 during a driver configuration mode.

Unlike conventional integrated motor devices in which configuration parameters of driver circuitry are set using mechanical control devices or an external computer connected to the driver circuitry, the integrated motor device 100 uses the same digital control signals, which are applied to the I/O pins 108A-108C, to input driver configuration signals into the driver circuitry 104. During a driver configuration mode, at least one of the digital control signals is embedded with driver configuration data, which is detected and extracted to set the configuration parameters of the driver circuitry 104. Thus, the digital control signals are used both to control the driver circuitry 104 and to set the configuration parameters of the driver circuitry. This dual function of the digital control signals eliminates the need for mechanical control devices, such as dip switches, jumpers, mechanical switches or potentiometers, or a serial communication port and related communication components to set the configuration parameters of the driver circuitry 104.

The processor 106 is configured or programmed to monitor the digital control signals to extract the embedded driver configuration data in the digital control signals. The processor 106 is also configured or programmed to produce one or more driver configuration signals in the format suitable for the driver circuitry 104 using the extracted driver configuration data in the digital control signal. In this embodiment, the processor 106 includes non-volatile storage memory, where a computer program and data related to extraction of embedded driver configuration data in the digital control signals and generation of driver configuration signals are stored. In an embodiment, the processor 106 may be a low cost central processing unit (CPU) with built-in non-volatile storage memory with low I/O count.

As illustrated in FIG. 1, the processor 106 is electrically connected to some of the I/O pins 108A-108E to monitor some of the digital control signals transmitted to the integrated motor device 100 from the external controller. In this embodiment, the processor 106 is electrically connected to the PULSE, DIR and ENABLE pins 108A, 108B and 108C. Consequently, in this embodiment, the pulse, direction and enable signals applied to the PULSE, DIR and ENABLE pins 108A, 108B and 108C, respectively, are transmitted to the processor 106, as well as the driver circuitry 104. Thus, the processor 106 is able to monitor the pulse, direction and enable signals received by the integrated motor device 100. The processor 106 is configured or programmed to monitor these digital control signals to detect certain conditions, which indicate that driver configuration data is embedded in the digital control signals. The processor 106 then extracts the embedded driver configuration data from the digital control signals and processes the configuration data to produce one or more corresponding driver configuration signals, which are transmitted to the driver circuitry 104 to set the driver configuration parameters to the desired settings or values, as defined by the embedded driver configuration data. As shown in FIG. 1, the processor 106 may also be electrically connected to the ALARM and IN POS pins 108D and 108E to transmit acknowledgement signals to the external controller through one or both of these pins.

An example of digital driver control signals to clock in driver configuration data in accordance with an embodiment of the invention is described with reference to FIG. 3. In this example, the pulse, direction and enable signals applied to the PULSE, DIR and ENABLE pins 108A, 108B and 108C, respectively, are used to clock in the driver configuration data, which is embedded in the direction signal. First, the enable signal is turned off to the disable state so that power is not supplied to the motor 102. Then, the pulse and direction signals are modulated in certain predefined manner to indicate a start condition, a clock in data period and an end condition.

The start condition is set by (1) a falling edge of the pulse signal while the direction signal is high, (2) a falling edge of the direction signal while the pulse signal is low, (3) a rising edge of the direction signal while the pulse signal is low, and (4) a rising edge of the pulse signal while the direction signal is high.

Once the start condition is met, the driver configuration data embedded in the direction signal is clocked in at the next rising edge of the pulse signal, which is the beginning of the clock in data period. During this clock in data period, all the data bits of the embedded driver configuration data in the direction signal are clocked in. After all the data bits of the embedded driver configuration data are clock in, the end condition is set.

The end condition is set by (1) a falling edge of the pulse signal while the direction signal is high, (2) a falling edge of the direction signal while the pulse signal is low, (3) a rising edge of the direction signal while the pulse signal is low, and (4) a rising edge of the pulse signal while the direction signal is high. Thus, in this embodiment, the end condition is identical to the start condition. However, in other embodiments, the end condition may be different than the start condition. In fact, in other embodiments, the start and end conditions can be set using different modulation sequences of the pulse and direction signals.

Using the above conditions with respect to the pulse, direction and enable signals, the processor 106 is able to detect and extract the embedded driver configuration data in the direction signal. The extracted driver configuration data can then be used by the processor 106 to produce one or more driver configuration signals, which are used to set the driver circuitry 104 to the desired configuration parameters. The processor 106 is also able to send acknowledgement signals to the external controller using alarm and/or in-position signals as the processor receives the pulse, direction and enable signals. As an example, the processor 106 may send acknowledgement signals after the start and end conditions, as well as after all of the driver configuration data has been received.

The processor 106 is also configured or programmed to generate output digital control signals, which are transmitted to the external controller, to provide current configuration settings of the driver circuitry 104. Thus, the external controller is able to read the current configuration settings of the driver circuitry 104 using digital control signals from the processor 106. In operation, the processor 106 produces output digital control signals with embedded driver configuration setting data in response to a request from the external controller. The output digital signals are transmitted to the external controller via some of the pins 108A-108E. The embedded driver configuration setting data includes information with respect to the current configuration settings of the driver circuitry 104.

An example of digital driver control signals to transmit information regarding the current configuration settings of the driver circuitry 104 in accordance with an embodiment of the invention is described with reference to FIG. 4. In this example, the pulse, direction, enable and in-position signals applied to the PULSE, DIR, ENABLE and IN POS pins 108A, 108B, 108C and 108E, respectively, are used to transmit driver configuration setting data, which is embedded in the in-position signal. First, the enable signal is turned off to the disable state so that power is not supplied to the motor 102. Then, the pulse and direction signals are modulated in certain predefined manner to indicate a start condition and an end condition for the transmission of the embedded driver configuration setting data.

The start condition is set by (1) a falling edge of the pulse signal while the direction signal is high, (2) a falling edge of the direction signal while the pulse signal is low, (3) a rising edge of the pulse signal while the direction signal is low, and (4) a rising edge of the direction signal while the pulse signal is high.

Once the start condition is met, the driver configuration setting data embedded in the in-position signal is transmitted at the next rising edge of the pulse signal, which is the beginning of the data transmission period. During this data transmission period, all the data bits of the embedded driver configuration setting data in the in-position signal are transmitted. After all the data bits of the embedded driver configuration data are transmitted, the end condition is set.

The end condition is set by (1) a falling edge of the direction signal while the pulse signal is high, (2) a falling edge of the pulse signal while the direction signal is low, (3) a rising edge of the direction signal while the pulse signal is low, and (4) a rising edge of the pulse signal while the direction signal is high.

Using the above conditions with respect to the pulse, direction, enable and in-position signals, the processor 106 is able to transmit driver configuration setting data embedded in the in-position signal to the external controller. In an alternative embodiment, the driver configuration setting data may be embedded in another digital control signal, such as the alarm signal.

The integrated motor device 100 may include other components commonly found in conventional integrated motor devices, such as an encoder. However, these common components are not described herein so as to not obscure the inventive features of the integrated motor device 100.

Turning now to FIG. 2, an integrated motor device 200 in accordance with another embodiment of the invention is shown. The integrated motor device 200 is similar to the integrated motor device 100 of FIG. 1. Thus, the reference numbers used in FIG. 1 are used in FIG. 2 to indicate similar elements. As shown in FIG. 2, the integrated motor device 200 includes the motor 102, a driver circuitry 204, the processor 106 and the I/O pins 108A-108E. In this embodiment, the driver circuitry 204 is not directly connected to the I/O pins 108A-108E. Rather, the driver circuitry 204 is connected to the processor 106, which is exclusively connected to the I/O pins 108A-108E. Thus, in this embodiment, the digital driver control signals received at the I/O pins 108A-108C are transmitted only to the processor 106, which processes the received digital control signals to transmit either driver control signals or one or more driver configuration signals, if driver configuration data is detected and extracted, to the driver circuitry 204.

In this embodiment, the processor 106 is configured to perform the functions of a driver translator, which were performed in the integrated motor device 100 by the translator 110 of the driver circuitry 104. Thus, in this embodiment, the driver circuitry 204 does not include a translator. Consequently, during normal operations, the processor 106 receives the digital control signals and controls the driver circuitry 204 according to the received digital control signals. During a configuration mode, the processor 106 extracts the embedded configuration data in the digital control signals and provides one or more driver configuration signal to the driver circuitry 204 to set the driver circuitry to the desired configuration parameters. During a reading mode, the processor 106 transmits output digital control signals with embedded driver configuration setting data to provide current configuration settings of the driver circuitry 204 to the external controller.

A method of setting configuration parameters of driver circuitry of an integrated motor device in accordance with an embodiment of the invention is described with reference to a process flow diagram of FIG. 5. At block 502, driver control signals with embedded driver configuration data are received. Next, at block 504, the embedded driver configuration data within the driver control signals is detected. Next, at block 506, the embedded driver configuration data is extracted from the driver control signals to produce a driver configuration signal. Next, at block 508, the driver configuration signal is transmitted to the driver circuitry to set at least one configuration parameter of the driver circuitry.

Although specific embodiments of the invention have been described and illustrated, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. The scope of the invention is to be defined by the claims appended hereto and their equivalents.

*


Free Web Sudoku Puzzles.
Solve with your browser.
      1   3   8  
2         8 4 6  
        6   1    
8 4     9        
    5       8    
        1     3 7
    2   3        
  5 1 4         6
  8   6   7      
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!