Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Method and apparatus for managing packet data resources
Patent Number: 7,426,196 Issued on 09/16/2008 to Gopalakrishnan,   et al.

Title: Method and apparatus for providing user identity based routing in a wireless communications environment
Patent Number: 7,426,195 Issued on 09/16/2008 to Mukherjee,   et al.

Title: System and method for asynchronous wireless services using reverse service schema generation
Patent Number: 7,426,194 Issued on 09/16/2008 to Shenfield,   et al.

Title: Multipoint audiovisual conferencing system
Patent Number: 7,426,193 Issued on 09/16/2008 to Roher,   et al.

Title: Network conference system, conference server, record server, and conference terminal
Patent Number: 7,426,192 Issued on 09/16/2008 to Amano,   et al.

Title: Providing conference data in a network communications system based on client or server information examined during a conference
Patent Number: 7,426,191 Issued on 09/16/2008 to Salesky,   et al.

Title: System and method for a communication protocol for wireless sensor systems including systems with high priority asynchronous message and low priority synchronous message
Patent Number: 7,426,190 Issued on 09/16/2008 to Manjeshwar,   et al.

Title: Network controller
Patent Number: 7,426,189 Issued on 09/16/2008 to McGee,   et al.

Title: Method and apparatus to facilitate variable-rate call management operations
Patent Number: 7,426,188 Issued on 09/16/2008 to Borella

Title: False sync code protection (FSP) decoding by software
Patent Number: 7,426,187 Issued on 09/16/2008 to Kaikumaa

Title: Data path provisioning in a reconfigurable data network
Patent Number: 7,426,186 Issued on 09/16/2008 to Acharya,   et al.

Title: Backpressure mechanism for switching fabric
Patent Number: 7,426,185 Issued on 09/16/2008 to Musacchio,   et al.

Title: Method and apparatus for scheduling available link bandwidth between packet-switched data flows
Patent Number: 7,426,184 Issued on 09/16/2008 to Vaananen

Title: Method for determining load in a communications network by means of data packet marking
Patent Number: 7,426,183 Issued on 09/16/2008 to Karsten,   et al.

Title: Method of managing signal processing resources
Patent Number: 7,426,182 Issued on 09/16/2008 to Wang,   et al.

Title: Slow-start adaptive mechanisms to improve efficiency of bandwidth allocation
Patent Number: 7,426,181 Issued on 09/16/2008 to Feroz,   et al.

Title: Rapid build transmission-limit method and structure for BSS stations in wireless communication network
Patent Number: 7,426,180 Issued on 09/16/2008 to Xu

Title: Method and apparatus for signaling path restoration information in a mesh network
Patent Number: 7,426,179 Issued on 09/16/2008 to Harshavardhana,   et al.

Title: Vertical roaming in wireless networks through improved wireless network cell boundary detection
Patent Number: 7,426,178 Issued on 09/16/2008 to Guo,   et al.

Title: Round trip delay adjustment in multipoint-to-point communication using orthogonal frequency division multiplexing
Patent Number: 7,426,177 Issued on 09/16/2008 to Geile,   et al.

Title: Method of power allocation and rate control in OFDMA systems
Patent Number: 7,426,176 Issued on 09/16/2008 to Liu,   et al.

Title: Method and apparatus for pilot signal transmission
Patent Number: 7,426,175 Issued on 09/16/2008 to Zhuang,   et al.

Title: Information recording medium having pair of electrodes
Patent Number: 7,426,174 Issued on 09/16/2008 to Terao,   et al.

Title: Method and apparatus for definition of signal for record medium
Patent Number: 7,426,173 Issued on 09/16/2008 to Maegawa

Title: Optical module and optical pickup including the same
Patent Number: 7,426,172 Issued on 09/16/2008 to Kim,   et al.

Title: Optical lens, condenser lens, optical pickup, and optical recording/reproducing apparatus
Patent Number: 7,426,171 Issued on 09/16/2008 to Shinoda

Title: Objective lens and optical pickup apparatus for reproducing and/or recording information for at least two types of optical discs
Patent Number: 7,426,170 Issued on 09/16/2008 to Ikenaka

Title: Optical pickup apparatus and optical pickup method
Patent Number: 7,426,169 Issued on 09/16/2008 to Ohuchida

Title: Hologram erasing method and hologram erasing apparatus
Patent Number: 7,426,168 Issued on 09/16/2008 to Kawano,   et al.

Title: Information storage medium, recording method, reproducing method, and reproducing apparatus
Patent Number: 7,426,167 Issued on 09/16/2008 to Watabe,   et al.

Title: Information recording method and information recording apparatus that can achieve uniform signal characteristics and overwriting characteristics over an entire surface of an optical disk mediu
Patent Number: 7,426,166 Issued on 09/16/2008 to Yokoi

Title: Method and apparatus of recording information in reduced waiting time
Patent Number: 7,426,165 Issued on 09/16/2008 to Sasaki

Title: Disk kind identifying method and disk apparatus
Patent Number: 7,426,164 Issued on 09/16/2008 to Tada,   et al.

Title: Method and apparatus for preventing malfunction of disc drive
Patent Number: 7,426,163 Issued on 09/16/2008 to Yu,   et al.

Title: Method of recording and/or reproducing data with respect to multi-layer information storage medium having optimal power control areas
Patent Number: 7,426,162 Issued on 09/16/2008 to Lee

Title: Optical recording method and apparatus with different recording rates
Patent Number: 7,426,161 Issued on 09/16/2008 to Chen,   et al.

Title: Device for detecting position information from an optical record carrier
Patent Number: 7,426,160 Issued on 09/16/2008 to Spruit,   et al.

Title: Method of reproducing optical disk and optical disk reproducing apparatus
Patent Number: 7,426,159 Issued on 09/16/2008 to Mori,   et al.

Title: Management method and apparatus for a mini disc having recorded index audio data
Patent Number: 7,426,158 Issued on 09/16/2008 to Kii,   et al.

Title: Electronic practice device
Patent Number: 7,426,157 Issued on 09/16/2008 to Arnold,   et al.

Title: Method and apparatus for clock synchronization that accounts for curvature in the space-time continuum
Patent Number: 7,426,156 Issued on 09/16/2008 to Bahder

Title: Stretching and exercising apparatus
Patent Number: 7,426,155 Issued on 09/16/2008 to Fluegge

Title: Sensor adjusting circuit
Patent Number: 7,426,154 Issued on 09/16/2008 to Matsumoto,   et al.

Title: Clock-independent mode register setting methods and apparatuses
Patent Number: 7,426,153 Issued on 09/16/2008 to Lee

Title: Semiconductor memory device and semiconductor device
Patent Number: 7,426,152 Issued on 09/16/2008 to Yamashita,   et al.

Title: Device and method for performing a partial array refresh operation
Patent Number: 7,426,151 Issued on 09/16/2008 to Kim,   et al.

Title: Sense amplifier overdriving circuit and semiconductor device using the same
Patent Number: 7,426,150 Issued on 09/16/2008 to Xi

Title: Semiconductor memory module and semiconductor memory device
Patent Number: 7,426,149 Issued on 09/16/2008 to Kim,   et al.

Title: Method and apparatus for identifying short circuits in an integrated circuit device
Patent Number: 7,426,148 Issued on 09/16/2008 to Porter

Title: Power supply voltage control circuit
Patent Number: 7,426,147 Issued on 09/16/2008 to Ogiwara,   et al.

Title: Reference voltage generating circuit and constant voltage circuit
Patent Number: 7,426,146 Issued on 09/16/2008 to Aota,   et al.

Title: Synchronous semiconductor memory device having on-die termination circuit and on-die termination method
Patent Number: 7,426,145 Issued on 09/16/2008 to Lee,   et al.

Title: Semiconductor storage device
Patent Number: 7,426,144 Issued on 09/16/2008 to Fujisawa

Title: Semiconductor memory device and related programming method
Patent Number: 7,426,143 Issued on 09/16/2008 to Kim,   et al.

Title: Device and method for sensing programming status of non-volatile memory elements
Patent Number: 7,426,142 Issued on 09/16/2008 to Stansell,   et al.

Title: Semiconductor memory device
Patent Number: 7,426,141 Issued on 09/16/2008 to Takeuchi

Title: Bandgap engineered split gate memory
Patent Number: 7,426,140 Issued on 09/16/2008 to Lue

Title: Dynamic program and read adjustment for multi-level cell memory array
Patent Number: 7,426,139 Issued on 09/16/2008 to Ho,   et al.

Title: Parallel programming of multiple-bit-per-cell memory cells by controlling program pulsewidth and programming voltage
Patent Number: 7,426,138 Issued on 09/16/2008 to Wong

Title: Apparatus for reducing the impact of program disturb during read
Patent Number: 7,426,137 Issued on 09/16/2008 to Hemink

Title: Non volatile memory
Patent Number: 7,426,136 Issued on 09/16/2008 to Sakurai,   et al.

Title: Static random access memory cell using chalcogenide
Patent Number: 7,426,135 Issued on 09/16/2008 to Lowrey,   et al.

Title: Sense circuit for resistive memory
Patent Number: 7,426,134 Issued on 09/16/2008 to Happ,   et al.

Title: Complementary giant magneto-resistive memory with full-turn word line
Patent Number: 7,426,133 Issued on 09/16/2008 to Hynes,   et al.

Title: Static random access memory device having a high-bandwidth and occupying a small area
Patent Number: 7,426,132 Issued on 09/16/2008 to Chiang,   et al.

Title: Programmable memory device circuit
Patent Number: 7,426,131 Issued on 09/16/2008 to Gilbert

Title: Ferroelectric RAM device and driving method
Patent Number: 7,426,130 Issued on 09/16/2008 to Jeon

Title: Layout structures in semiconductor memory devices including bit line layout for higher density migration
Patent Number: 7,426,129 Issued on 09/16/2008 to Choi,   et al.

Title: Switchable resistive memory with opposite polarity write pulses
Patent Number: 7,426,128 Issued on 09/16/2008 to Scheuerlein

Title: Full-rail, dual-supply global bitline accelerator CAM circuit
Patent Number: 7,426,127 Issued on 09/16/2008 to Agarwal,   et al.

Title: Charge apparatus of an extension cord plug
Patent Number: 7,426,126 Issued on 09/16/2008 to Lai

Title: Adjustable compact high-frequency-high-voltage power supply
Patent Number: 7,426,125 Issued on 09/16/2008 to Hu,   et al.

Title: Optical disk having wobble patterns representing control information
Patent Number: 7,145,843 Issued on 12/05/2006 to Minamino,   et al.

Title: Method and device for identifying and eliminating the risk of rollover
Patent Number: 7,149,614 Issued on 12/12/2006 to Traechtler,   et al.

Title: Method for drying nails
Patent Number: 7,162,811 Issued on 01/16/2007 to Delaney,   et al.

Interleaving apparatus and deinterleaving apparatus Number:6,986,000 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Interleaving apparatus and deinterleaving apparatus

Abstract: A signal record reproduction device 1 of the invention comprises a microcomputer 12 and a memory 17. A series of data blocks are divided into a plurality of items of element data. The element data is interleaved and stored to the memory 17. A memory incorporated in the microcomputer 12 stores a table and a function expression for deriving address data representing an address to store each element data in memory regions positioned sufficiently apart one another in address space.

Patent Number: 6,986,000 Issued on 01/10/2006 to Yamada


Inventors: Yamada; Tomohiro (Daito, JP)
Assignee: Sanyo Electric Co., Ltd. (Moriguchi, JP)
Appl. No.: 239180
Filed: March 26, 2001
PCT Filed: March 26, 2001
PCT NO: PCT/JP01/02428
371 Date: September 26, 2002
102(e) Date: September 26, 2002
PCT PUB.NO.: WO01/75608
PCT PUB. Date: October 11, 2001

Foreign Application Priority Data

Mar 31, 2000[JP]2000-099596

Current U.S. Class: 711/127; 711/137; 711/153; 711/154; 711/157; 711/165; 711/170; 714/701; 714/702; 714/763; 714/768; 714/786; 714/795
Current Intern'l Class: G06F 12/00    (20060101)
Field of Search: 711/127,137,153-154,157,165,170,173,202,204-215 370/342,395.3 714/701-702,763,768,786,795


References Cited [Referenced By]

U.S. Patent Documents
5323489Jun., 1994Bird.
5636224Jun., 1997Voith et al.
5991857Nov., 1999Koetje et al.
6044468Mar., 2000Osmond.
6466654Oct., 2002Cooper et al.
6594795Jul., 2003Satou.
6598198Jul., 2003Furuta et al.
6625234Sep., 2003Cui et al.
2002/0053052May., 2002Suzuki et al.
Foreign Patent Documents
01-296362Nov., 1989JP.
04-071051Mar., 1992JP.
08-185361Jul., 1996JP.
8-329211Dec., 1996JP.
09-270785Oct., 1997JP.
10-207840Aug., 1998JP.
11-144376May., 1999JP.


Other References

Tullberg et al, May 2000, IEEE, vol. 3, 2212-2216.

Primary Examiner: Sparks; Donald
Assistant Examiner: Farrokh; Hashem
Attorney, Agent or Firm: Armstrong, Kratz, Quintos, Hanson & Brooks, LLP

Claims



The invention claimed is:

1. An interleaving device for interleaving a data block having a plurality of items of element data arranged on a time-series basis to shuffle time-series order of the element data and outputting its result, the interleaving device comprising:

memory means for storing a plurality of items of element data being interleaved,

rule storing means for storing a random number table for storing a random number sequence and a function expression wherein input data is a variable,

first conversion means for reading out from the random number table a random number of order corresponding to order data representing time-series order of each element data constituting the data block,

second conversion means for performing an operation based on the function expression with input data of the random number being read out from the random number table and calculating address data representing an address in the memory means, and

data storing means for storing each element data to a corresponding address in the memory means based on the address data as to each order data being calculated by the second conversion means,

the interleaving device being characterized in that the rule storing means comprises memory regions of two physically different memory chips or comprises two rule storing portions comprising two memory regions positioned apart each other in address space of the same memory chip, and one of the rule storing portions stores the random number table, and the other of the rule storing portions stores the function expression.

2. A deinterleaving device for deinterleaving a plurality of items of element data which have been shuffled in time-series order resulted from interleave processing of a data block having the element data arranged on a time-series basis and outputting its result, the deinterleaving device comprising:

memory means for storing a plurality of items of element data being interleaved,

rule storing means for storing a random number table for storing a random number sequence and a function expression wherein input data is a variable,

first conversion means for reading out from the random number table a random number of order corresponding to order data representing time-series order of each element data constituting the data block,

second conversion means for performing an operation based on the function expression with input data of the random number being read out from the random number table and calculating address data representing an address in the memory means, and

data reading means for reading out element data from a corresponding address in the memory means based on the address data as to each order data being calculated by the second conversion means and restoring the data block to its original,

the deinterleaving device being characterized in that the rule storing means comprises memory regions of two physically different memory chips or comprises two rule storing portions comprising two memory regions positioned apart each other in address space of the same memory chip, and one of the rule storing portions stores the random number table, and the other of the rule storing portions stores the function expression.
Description



TECHNICAL FIELD

The present invention relates to interleaving devices for interleaving a data block having a plurality of items of element data arranged on a time-series basis to shuffle time-series order of the element data and outputting its result, and to deinterleaving devices for deinterleaving a plurality of items of element data which have been interleaved and shuffled in time-series order and outputting its result.

BACKGROUND ART

A method of storage with interleaving has heretofore been known for storing confidential data.

In the method of data storage with interleave, a series of data blocks is divided into a plurality of items of element data, time-series order of the element data is shuffled, and the element data shuffled in time-series order is stored in a memory. This ensures confidentiality of the original data block.

Known for storing the data with interleave processing is a method of shuffling the time-series order of the plurality of items of element data according to a predetermined rule and storing each element data in a memory in the shuffled order, a method of calculating an address to which the element data is to be stored with use of an arithmetic operation, and a method of storing each element data to the address calculated.

A method is proposed wherein each element is stored to a corresponding address by using a table on which a random number is written as an address for every element data [JP-A No. 347076(1993)].

However, any method of the three methods stated above adopts a single data conversion rule for interleave processing, i.e., a single shuffling rule, a single arithmetic expression, or a single table. Accordingly, if the single data conversion rule is known to anyone else, the data block can be easily restored to its original by anyone else, entailing the problem of impaired reliability as to confidentiality of the data block.

An object of the present invention is to provide an interleaving device and a deinterleaving device for ensuring the high reliability as to confidentiality of the data block.

DISCLOSURE OF THE INVENTION

The present invention provides an interleaving device for interleaving a data block having a plurality of items of element data arranged on a time-series basis to shuffle time-series order of the element data and outputting its result, the interleaving device comprising:
    • memory means for storing a plurality of items of element data being interleaved,
    • rule storing means for, in order to convert order data representing time-series order of each element data constituting the data block to address data representing an address in the memory means, storing a plurality of data conversion rules for processing each order data for a plurality of steps of data conversion,
    • data conversion means for processing each order data for a plurality of steps of data conversion according to the data conversion rules, and
    • data storing means for storing each element data to a corresponding address in the memory means based on the address data as to each order data obtained by the steps of data conversion processing.


  • A plurality of data conversion rules storage portions provided with the rule storing means comprise memory regions of physically different memory chips, or comprise a plurality of memory regions positioned apart one another in address space of the same memory chip.

    With the interleaving device of the present invention, the order data arranged in a regular order is processed for the plurality of steps of data conversion, to obtain address data representing irregular address arrangement. Each element data constituting the data block is stored to such irregular address, so that even if element data is read out from the memory means and arranged in an order of address, the data block is not restored to its original, whereby the data content cannot be decoded.

    The plurality of data conversion rules, as described above, are necessary to read out from the memory means the plurality of items of element data stored and to restore the data block to its original. The plurality of data conversion rules are stored in the memory regions of physically different memory chips, or in a plurality of memory regions positioned apart one another in address space of the same memory chip, so that it is difficult for someone else to know all the data conversion rules. Even though one data conversion rule is known to anyone else, the data block cannot be restored to its original by the one data conversion rule. Thus the data storage method of the invention ensures higher reliability as to the confidentiality of the data block than the conventional method.

    Stated specifically, the rule storing means stores a random number table for storing a random number sequence, and a function expression wherein input data is a variable. The data conversion means comprises first conversion means for reading out a random number of order corresponding to order data from the random number table and second conversion means for performing the operation based on the function expression with input data of the random number read out from the random number table and calculating address data.

    According to the specific construction, the order data arranged in the regular order is each processed for data conversion using the random number table, to obtain data having excellent randomness. Each data is processed for calculation based on the function expression, having each data converted further, to obtain address data which cannot be guessed from the original order data.

    The present invention provides a deinterleaving device for deinterleaving a plurality of items of element data which have been shuffled in time-series order resulted from interleave processing of a data block having the element data arranged on a time-series basis and outputting its result, the deinterleaving device comprising:
    • memory means for storing a plurality of items of element data being interleaved,
    • rule storing means for, in order to convert order data representing time-series order of each element data constituting the data block to address data representing an address in the memory means, storing a plurality of data conversion rules for processing each order data for a plurality of steps of data conversion,
    • data conversion means for processing each order data for a plurality of steps of data conversion according to the data conversion rules, and
    • data reading means for reading out element data from a corresponding address in the memory means based on address data as to each order data obtained by the steps of data conversion processing, and restoring the data block to its original. A plurality of data conversion rules storage portions provided with the rule storing means comprise memory regions of physically different memory chips, or comprise a plurality of memory regions positioned apart one another in address space of the same memory chip.


  • With the deinterleaving device of the invention, each element data constituting the data block is interleaved by the interleaving device described, and is stored in a predetermined address of the memory means, i.e. an address which is represented by the address data obtained by the steps of data conversion processing to the order data as to each element data.

    Thus the steps of data conversion processing are conducted to the order data as to each element data, to obtain address data representing an address to which each element data is stored. Element data is read out from an address represented by the address data thus obtained, arranging the element data read out, thereby restoring to its original the data block having a plurality of element data arranged in time-series order.

    As described above, a plurality of data conversion rules are necessary to restore the data block to its original. The plurality of data conversion rules are stored in the memory regions of physically different memory chips, or a plurality of memory regions positioned apart one another in address space of the same memory chip, so that it is difficult for someone else to know all the data conversion rules. Even though one data conversion rule is known to anyone else, the data block cannot be restored to its original with the one data conversion rule. Thus the data storage method of the invention ensures higher reliability as to the confidentiality of the data block than the conventional method described above.

    Stated specifically, the rule storing means stores a random number table for storing a random number sequence, and a function expression wherein input data is a variable. The data conversion means comprises first conversion means for reading out a random number of order corresponding to order data from the random number table and second conversion means for performing the calculation based on the function expression with input data of a random number read out from the random number table and calculating address data.

    Thus the plurality of element data being interleaved with use of the random number table and the function expression of the interleaving device can be restored to the data block having the original time-series.

    As described above, the present invention provides an interleaving device and deinterleaving device which ensures high reliability as to the confidentiality of the data block.

    BRIEF DESCRIPTION OF THE DRAWINGS

    FIG. 1 is a block diagram showing the construction of a signal record reproduction device embodying the invention;

    FIG. 2 is a diagram showing the construction of music data and authentication data to be transferred from a personal computer to the signal record reproduction device;

    FIG. 3 is a diagram showing a signal recording format of a flash memory incorporated in a microcomputer;

    FIG. 4 is a diagram for illustrating a method for interleaving a main encryption key;

    FIG. 5 is a diagram for illustrating a method for deinterleaving the main encryption key;

    FIG. 6 is a flow chart showing a data transferring procedure to be performed by the personal computer;

    FIG. 7 is a flow chart showing a music data reproducing procedure to be performed by the microcomputer of the signal record reproduction device.

    BEST MODE OF CARRYING OUT THE INVENTION

    With reference to the drawings, an embodiment of the present invention will be described in detail.

    In recent years music data compressed in MP 3 (MPEG AUDIO LAYER-3) format or AAC (ADVANCED AUDIO CODING) format is available on the Internet.

    A portable signal record reproduction device 1 shown in FIG. 1 can be connected to a personal computer 2, and music data is downloaded from the Internet to the computer 2. The device 1 can receive the music data downloaded from the Internet to the computer 2 with the device connected to the computer 2, and can record the received music data in a memory card 11.

    The computer 2 only downloads sound data authenticated for reproduction by a distributor. Added to music data downloaded is authentication data for indicating that the music data is authenticated for reproduction with the signal record reproduction device 1. After the authentication data is processed for encryption such that only the signal record reproduction device 1 can decrypt the data encrypted, the music data and the authentication data encrypted are transferred to the signal record reproduction device 1.

    With the signal record reproduction device 1, the music data and the authentication data transferred from the computer 2 are recorded in the memory card 11.

    When the user selects one music data to reproduce it, one main encryption key is decrypted to decrypt a plurality of sub encryption keys with use of the main encryption key. The authentication data added to the music data selected by the user is thereafter decrypted with use of the sub encryption keys, judging whether the music data is authenticated for reproduction with the device based on the result of decoding of the authentication data. Only if the music data is authenticated for reproduction with the device, the music data is reproduced to deliver outside the reproduced sound through a headset (not shown).

    Even if the other signal record reproduction device is connected to the computer 2 receiving music data and authentication data from the computer 2 to record the data stated in the memory card, an incorporated memory does not have stored therein the sub encryption keys for decrypting the authentication data and the one main encryption key for decrypting the sub encryption keys, so that the authentication data cannot be decoded and the music data cannot be reproduced.

    Accordingly the music data can be reproduced only by the signal record reproduction device 1 of a person who is authenticated for reproduction of the music data, whereby copyright of the distributor of the music data is protected.

    The other signal record reproduction device described can reproduce the music data if the other device obtains the main encryption key and the sub encryption keys of the signal record reproduction device 1 to decrypt the sub encryption keys with use of the main encryption key, thereafter restoring the authentication data with use of the sub encryption keys, further obtaining an identification number of the signal record reproduction device 1 which will be stated below.

    Accordingly ensuring the confidentiality of the main encryption key is necessary for the secure protection of copyright of the music data distributor.

    In this embodiment, the present invention is embodied into interleave processing and deinterleave processing for the main encryption key, to securely protect copyright of the music data distributor.

    First the construction and the operation of the personal computer 2 and the signal record reproduction device 1 will be specifically described, respectively, and then interleave processing and deinterleave processing for the main encryption key will be specifically described.

    The personal computer 2 is provided with data management software having a function of downloading only music data authenticated for reproduction by a distributor, a function of communicating with a signal record reproduction device of a person who is authenticated for reproduction of music data, and a function of adding authentication data to the music data downloaded and encrypting the authentication data.

    FIG. 6 shows a data transferring procedure to be performed by the personal computer 2. A memory (not shown) incorporated in the computer 2 has stored therein an identification number of the signal record reproduction device 1 (Device ID).

    A signal record reproduction device is connected to the computer 2, as illustrated, first in step S1 an inquiry is made as to whether the signal record reproduction device that has been connected is valid based on the identification number stored in the memory incorporated, i.e., as to whether the signal record reproduction device that has been connected is the signal record reproduction device 1. If the answer is the negative, the same inquiry is repeated in step S1. On the other hand, when the answer is the affirmative, step S2 follows.

    In step S2 an inquiry is made as to whether a transferring key provided with the signal record reproduction device 1 is manipulated. When the inquiry is answered in the negative, step S1 follows again.

    If the user depresses the transferring key to transfer desired music data to the signal record reproduction device, the answer for step S2 is answered in the affirmative, followed by step S3 wherein an encryption key is generated for encrypting authentication data based on the identification number stored in the memory incorporated, as will be described below. Thereafter in step S4 the authentication data is added to the music data selected by the user as shown in FIG. 2.

    Subsequently in step S5 the authentication data is encrypted with use of the encryption key prepared in step S3. In step S6 the music data and the authentication data encrypted are transferred to the signal record reproduction device 1 to complete the procedure.

    With the procedure described, the sound data downloaded on the Internet and the authentication data encrypted are transferred to the signal record reproduction device 1.

    On the other hand, the signal record reproduction device 1 is provided with a memory card/PC communications controller 10 for communicating with the computer 2 and writing and reading data for the memory card 11, as shown in FIG. 1. The controller 10 receives the music data and the authentication data transferred from the computer 2, as described above, writing the music data and the authentication data in the memory card 11.

    The controller 10 is connected to the microcomputer 12. Connected to the microcomputer 12 are a nonvolatile rewritable memory 17, e.g. EEPROM, manipulation keys 18 and a LCD 19. Stored in the memory 17 are, as described above, a plurality of sub encryption keys for decrypting the authentication data that has been encrypted and a main encryption key for encrypting the sub encryption keys and decrypting the sub encryption keys that have been encrypted.

    When the user selects one music data to depress a reproduction key, the microcomputer 12 decrypts the main encryption key with a method described below, decrypting the sub encryption keys with use of the main encryption key that has been decrypted. Thereafter, the authentication data added to the music data is decrypted with use of the sub encryption keys to decode the authentication data, as described above. Based on the decode result an inquiry is made as to whether the music data selected by the user is authenticated for reproduction.

    If the music data selected by the user is authenticated for reproduction, the microcomputer 12 gives the memory card/PC communications controller 10 a reading command for the music data.

    The memory card/PC communications controller 10 is given the reading command by the microcomputer 12 to read out the music data from the memory card 11 to feed the music data to the microcomputer 12.

    The music data fed to the microcomputer 12 is first fed to a decode circuit 13 and is given predetermined signal processing such as decompression processing. Thereafter the music data is fed to an analogue conversion circuit 14 to be converted to analogue audio signals. The analogue audio signals are fed to an amplifier circuit 15 to be amplified, and thereafter the signals are fed to a headset (not shown) via a headset terminal 16 and delivered outside as sound through the headset.

    In this way only the music data that has been authenticated for reproduction is reproduced.

    With reference to FIGS. 4 and 5, interleave processing and deinterleave processing for the main encryption key which is a characteristic of the signal record reproduction device 1 embodying the invention will be described below.

    In the interleave processing, a data block representing the main encryption key is divided into a plurality of items of element data (A to T) each having data amount of 1 byte, as shown in FIG. 4(a). Address data representing an address to which each element data is to be stored is derived with use of a table and a function expression. The flash memory (not shown) incorporated in the microcomputer 12 stores the table and the function expression in two memory regions 121, 122 positioned sufficiently apart one another in address space as shown in FIG. 3.

    Stored in the table are random numbers having the same number as that of the element data constituting the data block of the main encryption key, as shown in FIGS. 4(b) and 5(a). The random numbers are generated by a random number generator, and are transferred from the random number generator to the microcomputer 12, and are written to the flash memory.

    On the other hand, address data is calculated from the function expression wherein a random number stored in the table is a variable X. (for example, Y=aX+b, a, b: constant value)

    In interleave processing, with respect to each element data constituting the data block of the main encryption key, a random number stored in the same order as that of each element data is read out from the table shown in FIG. 4(b). Thereafter, an operation is performed with the function expression wherein a random number read out is a variable to calculate address data, as shown in FIG. 4(c). Each element data is stored to an address represented by the address data calculated, as shown in FIG. 4(d)

    For example, with respect to the third element data C, the third random number "7" is read out from the table shown in FIG. 4(b), and then an operation is performed with the function expression wherein a random number is a variable to calculate address data, storing the element data C to an address represented by the address data calculated.

    In interleave processing described, with respect to a plurality of items of element data (A to T) constituting the data block of the main encryption key, the random numbers having excellent randomness are obtained from the table shown in FIG. 4(b). The random numbers are each processed for the operation with the function expression, to calculate address data to be given further data conversion, storing the element data (A to T) to addresses represented by the address data, respectively.

    In this way, time-series order of the element data constituting the data block of the main encryption key is random shuffled, as shown in FIG. 4(d), and are stored in the memory 17.

    In deinterleave processing, the first random number "12" is read out from a table shown in FIG. 5(a), and an operation is performed with the function expression wherein a random number read out is a variable, as shown in FIG. 5(b) to calculate address data. Element data A is read out, which is stored to an address represented by the address data calculated as shown in FIG. 5(c). Subsequently the second random number "2" is read out from the table shown in FIG. 5(a), and an operation is performed with the function expression wherein a random number read out is a variable, as shown in FIG. 5(b) to calculate address data. Element data B is read out, which is stored to an address represented by the address data calculated as shown in FIG. 5(c).

    In the same manner as the above, the operation is repeated as follows: the random numbers are sequentially read out from the table shown in FIG. 5(a) according to a storing order, to obtain address data by processing the random number read out for the operation with the function expression, reading out element data based on an address represented by the address data obtained. The element data thus obtained are arranged according to an order of read-out from the table. In the interleave processing described above, a random number that is stored in the same order as that of each element data is read out from the table shown in FIG. 4(b), so that element data are arranged according to an order of read-out from the table of FIG. 5(a), thereby obtaining an original data block wherein the element data (A to T) are arranged in time-series order as shown in FIG. 5(d).

    FIG. 7 shows the music data reproducing procedure to be performed by the microcomputer 12 of the signal record reproduction device 1.

    As illustrated, first in step S11 an inquiry is made as to whether a reproduction key is manipulated. If the answer is the negative, the same inquiry is repeated in step S11.

    On the other hand, when the user selects one music data from among a plurality of items of music data recorded in the memory card 11 to depress the reproduction key, the answer for step S11 is answered in the affirmative, followed by step S12 wherein the main encryption key is decrypted according to the method described.

    Subsequently in step S13 a plurality of sub encryption keys are decrypted with use of the main encryption key, followed by step S14 wherein with use of the sub encryption keys, authenticated data added to the music data is decrypted and decoded.

    In step S15 an inquiry is made as to whether based on the decoded result stated above, the music data selected by the user is authenticated for reproduction with the device 1. When the answer is the negative, the sequence returns to step S11. On the other hand, when the answer is the affirmative, step S16 follows to give a reading command to a memory card/PC communications controller 10, and then the sequence returns to step S11. The memory card/PC communications controller 10 with the command given reads out the music data selected by the user from the memory card 11. As a result the music data selected by the user is delivered outside as sound through the headset.

    With the procedure described, only the music data that the distributor authenticates for reproduction with the device 1 is reproduced.

    With the signal record reproduction device 1, the table and the function expression used in the interleave processing and deinterleave processing of the main encryption key are each stored in the two memory regions 121, 122 positioned sufficiently apart one another in address space of a flash memory incorporated in a microcomputer, so that it is difficult for someone else to know both the table and the function expression. Even if a single data conversion rule of one of the table and the function expression is known to anyone else, the data block of the main encryption key cannot be restored with the single data conversion rule. Thus the data storing method ensures the higher reliability as to confidentiality of the data block than the conventional method.

    The data block of the main encryption key is interleaved with use of one table and one function expression according to the example described, whereas the method is not limitative; the block can be interleaved with use of two tables or with use of two function expressions. Alternatively, the number of the data conversion rules is not limited to two; three or more data conversions rules is also usable.

    Furthermore, the table and the function expression are stored in two memory regions 121, 122 positioned apart one another in address space of the same flash memory according to the example described, whereas the construction is not limitative; the table and the function expression can be each stored in memory regions of physically different two memory chips.

    *


    Free Web Sudoku Puzzles.
    Solve with your browser.
    2 1     3 7 5    
    9     1       7  
                2   9
        8     5      
                     
          2     7    
    3   6            
      5       1     6
        9 5 8     3 2
    What is it?



    Add Your Site · Terms Of Service · Privacy Policy


    DISCLAIMER
    Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

    For More Specific Information VIEW OUR TERMS OF SERVICE.

    Thank you and Enjoy!