Liquid crystal display device and method of manufacturing thereof Number:7,145,627 from the United States Patent and Trademark Office (PTO) owispatent A liquid crystal display device according to the present invention comprises first and second substrates, a gate bus line and a transparent data bus line defining unit pixel region, a common line parallel to a gate bus line in the pixel region, a TFT at a crossing of a data bus line and the gate bus lines in the pixel region, a common electrode and a storage capacitor line in the pixel region, a gate insulator having holes on the gate bus line, the common electrode, and the storage capacitor lines, a passivation layer having holes on the gate insulator, a first alignment layer with a fixed alignment direction on the passivation layer, and a liquid crystal layer between the first and second substrates.<H manufacturing, thereof, Liquid, crystal, , 7145627.html, Patent, pto, 7145627

Title: Liquid crystal display device and method of manufacturing thereof

Abstract: A liquid crystal display device according to the present invention comprises first and second substrates, a gate bus line and a transparent data bus line defining unit pixel region, a common line parallel to a gate bus line in the pixel region, a TFT at a crossing of a data bus line and the gate bus lines in the pixel region, a common electrode and a storage capacitor line in the pixel region, a gate insulator having holes on the gate bus line, the common electrode, and the storage capacitor lines, a passivation layer having holes on the gate insulator, a first alignment layer with a fixed alignment direction on the passivation layer, and a liquid crystal layer between the first and second substrates.

Patent Number: 7,145,627 Issued on 12/05/2006 to Lee, et al.

Inventors: Lee; Jae Kyun (Anyang-shi, KR), Han; Chang Wook (Seoul, KR)
Assignee: LG.Philips LCD. Co., Ltd. (Seoul, KR)

Appl. No.: 11/004,986

Filed: December 7, 2004

Related U.S. Patent Documents


Application Number	Filing Date	Patent Number	Issue Date
10277815	Oct., 2002	6833881
09348704	Jul., 1999	6509939

Foreign Application Priority Data


Jul 07, 1998 [KR]			1998-27249

Current U.S. Class: 349/187 ; 349/141; 349/39; 349/43

Current International Class: G02F 1/1368 (20060101); G02F 1/139 (20060101)

Field of Search: 349/39,43,110,139,141,187 438/30

References Cited [Referenced By]

U.S. Patent Documents


4239346	December 1980	Lloyd
4412900	November 1983	Tanaka et al.
4726659	February 1988	Conrad et al.
5307189	April 1994	Nishiki et al.
5321535	June 1994	Ukai et al.
5459596	October 1995	Ueda et al.
5464669	November 1995	Kang et al.
5492762	February 1996	Hirai et al.
5576858	November 1996	Ukai et al.
5579135	November 1996	Kajiyama et al.
5598285	January 1997	Kondo et al.
5600464	February 1997	Ohe et al.
5602662	February 1997	Rosenblatt et al.
5608556	March 1997	Koma
5646705	July 1997	Higuchi et al.
5648674	July 1997	Weisfield et al.
5686019	November 1997	Nakamura
5737051	April 1998	Kondo et al.
5742369	April 1998	Mihara et al.
5745207	April 1998	Asada et al.
5757455	May 1998	Sugiyama et al.
5760856	June 1998	Yanagawa et al.
5760857	June 1998	Yanagawa et al.
5786876	July 1998	Ota et al.
5793459	August 1998	Toko
5818560	October 1998	Kouno et al.
5831701	November 1998	Matsuyama et al.
5841499	November 1998	Baur et al.
5852485	December 1998	Shimada et al.
5859682	January 1999	Kim et al.
5870160	February 1999	Yanagawa et al.
5886762	March 1999	Lee et al.
5907380	May 1999	Lien
5910271	June 1999	Ohe et al.
5914762	June 1999	Lee et al.
5946067	August 1999	Kim et al.
5956111	September 1999	Ohta et al.
5959708	September 1999	Lee et al.
5969782	October 1999	Lee et al.
5977562	November 1999	Hirakata et al.
5995186	November 1999	Hiroshi
6005650	December 1999	Kim et al.
6040887	March 2000	Matsuyama et al.
6091473	July 2000	Hebiguchi

Foreign Patent Documents


0 368 260	May., 1990	EP
0 588 568	Sep., 1993	EP
0 749 029	Dec., 1996	EP
60-158421	Aug., 1985	JP
62-078532	Apr., 1987	JP
1100518	Apr., 1989	JP
4057032	Feb., 1992	JP
04-067127	Mar., 1992	JP
4194823	Jul., 1992	JP
4371928	Dec., 1992	JP
06-160878	Jun., 1994	JP
06-273803	Sep., 1994	JP
07-036058	Feb., 1995	JP
07-134301	May., 1995	JP
07-225388	Aug., 1995	JP
08-062586	Mar., 1996	JP
09-005763	Jan., 1997	JP
09-005764	Jan., 1997	JP
09-005793	Jan., 1997	JP
09-033946	Feb., 1997	JP
09-043589	Feb., 1997	JP
09-043590	Feb., 1997	JP
09-101538	Apr., 1997	JP
09-105908	Apr., 1997	JP
09-105918	Apr., 1997	JP
09-258269	Oct., 1997	JP
09-269507	Oct., 1997	JP
09-325346	Dec., 1997	JP
93-32049	Sep., 1996	KR
97-22458	May., 1997	KR
98-040330	Aug., 1998	KR
98-083765	Dec., 1998	KR
97-10530	Mar., 1997	WO

Other References

S Matsumoto, Dispaly Charactersistics of In-Plane Switching (IPS) LCDs and a Wide-Viewing-Angle 14.5-in. IPS TFT-LCD; Euro Display '96, pp. 445-448. cited by other .
H. Wakemoto, "An Advanced In-Plane-Switching Mode", TFT-LCD, 1997 SID Digest, pp. 929-932. cited by other .
M-Oh-e, "Principles and Characteristics of Electro-Optical Behaviour with In-Plane Switching Mode", Asia Display '95, pp. 577-580. cited by other .
M. Ohta, "Development of Super-TFT-LCDs With In-Plane Switching Display Mode", 1995, Asia Display '95, pp. 707-710. cited by other .
S. H. Lee, "High-Transmittance, Wide-Viewing-Angle Nematic Liquid Crystal Display Controlled by Fringe-Field Switching", Asia Display '98, pp. 371-374. cited by other .
R. Kiefer, "In-Plane Switching of Nematic Liquid Crystals", Japan Display '92, pp. 547-550. cited by other.

Primary Examiner: Ton; Toan
Assistant Examiner: Duong; Tai
Attorney, Agent or Firm: McKenna Long & Aldridge LLP

Parent Case Text

This application is a Continuation of application Ser. No. 10/277,815, now U.S. Pat. No. 6,833,881, filed Oct. 23, 2002; which is a Continuation of prior application Ser. No. 09/348,704, now U.S. Pat. No. 6,509,939, filed Jul. 7, 1999.

Claims

What is claimed is:

1. A method of manufacturing a hybrid switching mode liquid crystal display device, the method comprising the steps of: providing first and second substrates; forming a gate bus line, a gate electrode, a common line, a common electrode, and a storage capacitor line by depositing and etching a metal; continually depositing an inorganic material, an amorphous silicon, and an impurity amorphous silicon; forming source/drain electrodes and a data electrode on said continually deposited layers; forming a gate insulator and a semiconductor layer having holes by etching said inorganic material and amorphous silicon with masks of said source/drain electrodes and said metal; forming an ohmic contact layer by etching said impurity amorphous silicon; forming a passivation layer by patterning an organic material or an inorganic material; forming a transparent metal layer for storage capacitor on said gate insulator, said semiconductor layer, and said metal line; and forming a first alignment layer on said first substrate.

2. The method according to claim 1, further comprising the steps of: forming at least one counter electrode on said second substrate to apply vertical and inclined electric fields with said common and data electrodes; forming a black matrix on said counter electrode; forming a color filter layer on said black matrix and the second substrate; forming a second alignment layer on said color filter layer; and forming a liquid crystal layer between said first and second substrates.

3. The method according to claim 1, wherein said transparent metal oxide layer includes indium tin oxide.

4. The method according to claim 2, wherein said counter electrode for preventing a light leakage being generated around said thin film transistor, said gate bus line, and said data bus line.

5. A method of manufacturing a hybrid switching mode liquid crystal display device, the method comprising the steps of: providing first and second substrates; forming a gate bus line, a gate electrode, a common line, a common electrode, and a storage capacitor line by depositing and etching a metal; continually depositing an inorganic material, an amorphous silicon, and an impurity amorphous silicon; forming a semiconductor layer and an ohmic contact layer by etching said amorphous silicon and impurity amorphous silicon; forming source/drain electrodes on said continually deposited layers; forming a passivation layer on said first substrate; forming a transparent data electrode on said passivation layer; and forming a first alignment layer on said first substrate.

6. The method according to claim 5, further comprising the steps of forming at least one counter electrode on said second substrate to apply vertical and inclined electric fields with said common and data electrodes; forming a black matrix on said counter electrode; forming a color filter layer on said black matrix and the second substrate; forming a second alignment layer on said color filter layer; and forming a liquid crystal layer between said first and second substrates.

7. The method according to claim 5, wherein said step of forming a passivation layer includes the steps of depositing and etching an organic material or an inorganic material.

8. The method according to claim 5, wherein said data electrode includes indium tin oxide.

Description

This application claims the benefit of Korean Patent Application No. 1998-27249, filed on Jul. 7, 1998, which is hereby incorporated by reference for all purposes as if fully set forth herein.

BACKGROUND OF THE INVENTION

1. Field of Invention

The present invention relates to a liquid crystal display device and, more particularly, to a liquid crystal display device having a high aperture ratio and a method of manufacturing thereof.

2. Discussion of Related Art

Since twisted nematic liquid crystal display devices (TN-LCDs) have a high image quality and a low electric power consumption, they are widely applied to flat panel display devices. TN-LCDs, however, have a narrow viewing angle due to refractive anisotropy of liquid crystal molecules. This is because before voltage is applied, the liquid crystal molecules are horizontally aligned and the liquid crystal molecules become nearly vertically aligned with respect to a substrate when voltage is applied to a liquid crystal panel.

Recently, in-plane switching mode liquid crystal display devices (IPS-LCDs) have been widely studied in which viewing angle characteristic is improved and the liquid crystal molecules are nearly horizontally aligned.

FIG. 1A is a plan view of a unit pixel of a conventional in-plane switching mode active matrix liquid crystal display (AM-LCD). FIG. 1B is a sectional view according to line I I' of FIG. 1A.

Referring to the drawings, a unit pixel region is defined by a gate bus line 1 and a data bus line 2 in which the lines are arranged perpendicularly and/or horizontally as a matrix shape on a first substrate 10. A common line 16 is arranged parallel to the gate bus line 1 in the pixel region and the thin film transistor (TFT) is formed where the data bus line 2 and the gate bus line 1 cross each other. The TFT includes a gate electrode 3, a gate insulator 19, a semiconductor layer 12, an ohmic contact layer 13, source electrode 4a and drain electrode 4b in which the gate electrode 3 is connected to the gate bus line 1, and source and drain electrodes 4a and 4b are connected to the data bus line 2, and the gate insulator 19 is formed on the entire surface of the first substrate 10.

A common electrode 7 and a data electrode 8 are formed in the pixel region. The common electrode 7 is formed with the gate electrode 3 and connected to the common line 16, and the data electrode 8 is formed with the source and drain electrodes 4a and 4b and electrically connected to them. Further, a passivation layer 22 and a first alignment layer (not illustrated) are deposited on the entire surface of the first substrate 10.

On a second substrate 11, a black matrix 15 is formed to prevent light leakage which may be generated around a TFT, the gate bus line 1, and the data bus line 2. A color filter layer 25 and a second alignment layer (not illustrated) are formed on the black matrix 15 in sequence. Also, a liquid crystal layer 30 is formed between the first and second substrates 10 and 11.

When no voltage is applied to LCD having the above structure, liquid crystal molecules in the liquid crystal layer 30 are aligned according to alignment directions of the first and second alignment layers, but when voltage is applied between the common electrode 7 and the data electrode 8, the liquid crystal molecules are aligned parallel to extending directions of the common and data electrode. As in the foregoing, since liquid crystal molecules in the liquid crystal layer 30 are switched on the same plane at all times, grey inversion is not created in the viewing angle directions of up and down, and right and left directions.

FIG. 2A is a plan view of the part forming the storage capacitor line of the conventional LCD. FIG. 2B is a sectional view according to line II II' of FIG. 2A.

Referring to the drawings, the gate insulator 19 and the semiconductor layer 12 are deposited on the gate lines 1 and a storage capacitor line 5. The data bus line 2 is coupled to the storage capacitor line 5 through a hole 18 of the gate insulator 19 and formed with the source and drain electrodes 4a and 4b of FIG. 1A. A method for manufacturing the LCD having the above structure is described in FIG. 3.

A TFT region describes a sectional region according to line I I' of FIG. 1A, and a storage region describes a sectional region according to line II II' of FIG. 2A.

As shown in the drawing, a method of manufacturing the conventional LCD comprises patterning the gate electrode 3, the common electrode 7, and the storage capacitor line 5 (S1), patterning the semiconductor layer 12 and the ohmic contact layer 13 after forming the gate insulator 19, the semiconductor layer 12, and the ohmic contact layer 13 on the gate electrode 3 (S2), forming the hole 18 by opening some part of the gate insulator 19 in the part forming the storage capacitor line 5 (S3), patterning the source and drain electrodes 4a and 4b, the data electrode 8, and the data bus line 2 on the ohmic contact layer 13 and the gate insulator 19 (S4), forming the passivation layer 22 after n+ dry etching (S5).

However, in the conventional LCD, it is necessary that each of the storage capacitor lines and pad open regions are formed respectively, and the storage capacitor lines are coupled to each other by the data bus line when the gate insulator is patterned to form the storage capacitor line.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed to a liquid crystal display device and method of manufacturing thereof that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.

An advantage of the present invention is to provide a LCD having a high opening ratio due to transparent connecting parts for connecting to an outer driving circuit by etching a passivation layer/pad at the same time thereby forming a storage capacitor line, and a method of manufacturing thereof.

Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

To achieve these and other advantages, and in accordance with the purpose of the present invention, as embodied and broadly described, a LCD comprises first and second substrates; transparent data bus lines and gate bus lines defining a pixel region on the first substrate in which the lines are arranged perpendicularly and/or horizontally as a matrix shape, especially the transparent data bus lines made of, for example, ITO (indium tin oxide) has holes; common lines formed parallel to the gate bus lines in the pixel region; TFTs at crossings of the data bus lines and the gate bus lines in the pixel region; common electrodes, data electrodes, and storage capacitor lines in the pixel region; a gate insulator having holes on the gate bus lines, the common electrodes, and the storage capacitor lines; a passivation layer having holes on the gate insulator; a first alignment layer with a fixed alignment direction on the passivation layer; and a liquid crystal layer between the first and second substrates.

In another aspect of the present invention, a method of manufacturing the above LCD comprises forming gate bus lines, gate electrodes, common lines, and storage capacitor lines, depositing an inorganic material, an amorphous silicon, and an impurity amorphous silicon; forming source and drain electrodes and data electrodes by patterning a metal, forming a gate insulator and semiconductor layers having holes by etching the inorganic material and amorphous silicon with masks of source and drain electrodes and the metal; forming an ohmic contact layer by etching the amorphous silicon, forming the passivation layer by patterning an organic material; depositing a transparent metal oxide layer such as ITO for a storage capacitor on the gate insulator, the semiconductor layers, and the metal lines, depositing the first alignment layer; and forming the liquid crystal layer between the first and second substrates.

According to another aspect of the present invention, after depositing the gate insulator, the semiconductor and ohmic contact layer are patterned and the source and drain electrodes are formed. The ohmic contact layer is further etched, preferably by dry etching using the source and drain electrodes as a mask. Subsequently, the passivation layer is deposited. Further, after forming the holes by etching the passivation layer and gate insulator at the same time, transparent connecting parts for connecting to an outer driving circuit and transparent common electrodes are formed on the holes.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide a further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

In the drawings:

FIG. 1A is a plan view of a unit pixel of a conventional in-plane switching mode active matrix LCD, and FIG. 1B is a sectional view according to line I--I of FIG. 1A;

FIG. 2A is a plan view of the part forming the storage capacitor line of the conventional LCD, and FIG. 2B is a sectional view according to line II II' of FIG. 2A;

FIG. 3 is a drawing showing a method for manufacturing the conventional LCD;

FIG. 4A is a plan view of a unit pixel of a hybrid active matrix LCD according to the present invention;

FIG. 4B is a sectional view according to line III III' of FIG. 4A;

FIG. 5A is a plan view of the part forming the storage capacitor line of the present invention;

FIG. 5B is a sectional view according to line IV IV' of FIG. 5A;

FIG. 5C is a partial plan view of FIG. 5A;

FIG. 6 is a drawing showing a method according to a first embodiment of the present invention; and

FIG. 7 is a drawing showing a method according to a second embodiment of the present invention.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

Reference will now be made in detail to an embodiment of the present invention, example of which is illustrated in the accompanying drawings.

FIG. 4A is a plan view of a unit pixel of a hybrid active matrix LCD according to the present invention. FIG. 4B is a sectional view according to line III III of FIG. 4A. As shown in the drawings, a gate bus line 101 and a transparent data bus line 102 defining a pixel region are arranged perpendicularly and/or horizontally in a matrix shape on the first substrate 110. Common line 116 is formed parallel to the gate bus line 101. A TFT is formed at a crossing of the data bus line 102 and the gate bus line 101 in the pixel region. A gate electrode 103 of the TFT is coupled to the gate bus line 101, and a source electrode 104a is coupled to the data bus line 102. In the pixel region, a common electrode 107 and a data electrode 108 are formed parallel to each other. The common electrode 107 is coupled to the common line 116 and the data electrode 108 is coupled to a drain electrode 104b through a transparent metal layer 120.

Although not shown in the drawing, it is possible that the two electrodes 107, 108 are formed on a single layer. Namely, the two electrodes 107, 108 may be formed on the gate insulator 119 on the first substrate 110. The common line 116 and the common electrode 107 are formed on the gate insulator 119 or a passivation layer 122 through holes thereon.

A semiconductor layer 112 is formed to prevent a short which is generated between the common line 116 and the data electrode 108 and at a cross point of the gate bus line 101 and the data bus line 102. In addition, a first alignment layer (not illustrated) is formed on the passivation layer 122.

FIG. 5A is a plan view of the part forming the storage capacitor line of FIG. 4A. FIG. 5B is a sectional view according to line IV IV' of FIG. 5A. FIG. 5C is a partial plan view of FIG. 5A. Referring to the drawings, the gate insulator 119, the semiconductor layer 112, and the data bus line 102 are deposited on the gate electrode 103 and a storage capacitor line 105. At this time, the data bus line 102 is formed with source and drain electrodes 4a and 4b of FIG. 4A and the passivation layer 122 is formed thereon. In addition, on the data bus line 102, the transparent metal layer 120 connecting the data bus line 102 to the storage capacitor line 105 is formed on the data bus line 102. The passivation layer 122 may be formed on the TFT region only to achieve a strong electric field.

FIG. 6 is a figure showing a method according to a first embodiment of the present invention. Referring to the drawing, the TFT region corresponds to a sectional region according to line III III' of FIG. 4A, and the storage region corresponds to a sectional region according to line IV IV' of FIG. 5A. As shown in the drawing, first, the gate electrode 103, the common electrode 107, and the storage capacitor line 105 are formed by depositing and etching a metal such as Ta, Al, Cr, Mo, or Al alloy using a sputtering method (S1). Although not shown in the drawing, the gate bus line and the common line are formed at the same time. At this time, it is possible to form an anodic oxidation layer by anodizing the gate electrode 103 and the common electrode 107 to improve the insulating characteristic.

The source/drain electrodes 104a and 104b are formed after depositing an inorganic material such as SiNx or SiOx, an amorphous silicon, and an impurity doped amorphous silicon by the PCVD (plasma chemical vapor deposition) method, and patterning the data bus line 102 in order to have holes (S2). The gate insulator 119, the amorphous silicon and the impurity doped amorphous silicon layer 113 are patterned using the data bus line 102 and the source and drain electrodes 104a and 104b, as a mask (S3). The impurity doped amorphous silicon layer is etched using the source and drain electrode as the mask. After the passivation layer 122 is formed by depositing and etching an inorganic material such as SiNx or SiOx, or an organic material such as BCB (benzocyclobutene) (S4), the storage capacitor line 105 and the data bus line 102 are coupled to each other electrically by depositing a transparent metal oxide 120 such as ITO in the holes of the gate insulator 119, the semiconductor layer 112, the data bus line 102 (S5). Furthermore, an etch stopper may be formed on the semiconductor layer 112 to prevent the channel region from being etched. The first alignment layer (not illustrated) is formed on the passivation layer 122.

A liquid crystal layer is formed between the first and second substrates.

Each alignment direction of the first and second alignment layers is determined by a rubbing method using polyamide, polyimide, SiO2, PVA (polyvinylalcohol) or polyamic acid, or by a photo-alignment method using photosensitive material such as PVCN (polyvinylcinnamate), PSCN (polysiloxanecinnamate) or CeICN (cellulosecinnamate).

FIG. 7 is a drawing showing a method according to a second embodiment of the present invention. The difference between the first embodiment and the second embodiment is that the gate insulator is formed on the entire surface of the first substrate and the semiconductor layer is patterned selectively.

Referring to FIG. 7, a TFT region corresponds to a sectional region according to line III III' of FIG. 4A, and a storage region corresponds to a sectional region according to line IV IV' of FIG. 5A.

As shown in the drawings, first, the gate electrode 103, the common electrode 107, and the storage capacitor line 105 are formed by depositing and etching a metal such as Ta, Al, Cr, Mo, or Al alloy using a sputtering method (S1). Although not shown in the drawing, the gate bus line and the common line are formed at the same time. At this time, it is possible to form an anodic oxidation layer by anodizing the gate electrode 103 and the common electrode 107 to improve the insulating characteristic.

The gate insulator 119 is formed on the entire surface of the first substrate 110 by depositing an inorganic material such as SiNx or SiOx, and the semiconductor layer 112 and the ohmic contact layer 113 are formed by depositing and patterning an amorphous silicon, and an impurity doped amorphous silicon by the PCVD (plasma chemical vapor deposition) method (S2).

The source and drain electrodes 104a and 104b and the data bus line 102 are patterned (S3). The impurity doped amorphous silicon 113 is etched, preferably by dry etching, using the source and drain electrodes as a mask. The passivation layer 122 is formed continually by depositing and etching an inorganic material such as SiNx or SiOx, or an organic material such as BCB (benzocyclobutene) (S4).

After forming the passivation layer 122, the storage capacitor line 105 and the data bus line 102 are coupled to each other electrically by depositing a transparent metal oxide 120 such as ITO in the holes of the gate insulator 119, the semiconductor layer 112, the data bus line 102 and the passivation layer 122 (S5). Here, some part of the passivation layer 122 and the gate insulator 119 on the storage region are etched at the same time. A data electrode is formed on the passivation layer 122.

According to the present invention, it is possible to obtain a hybrid LCD having a high opening ratio due to transparent connecting parts for connecting to an outer driving circuit by etching a passivation layer and gate insulator at the same time thereby forming a storage capacitor line.

It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

*