Method and apparatus for bootstrapping a programmable antifuse circuit Number:6,765,427 from the United States Patent and Trademark Office (PTO) owispatent A steering circuit for a programmable circuit employing programming voltages that exceed normal operating voltages comprises a plurality of steering transistors. At least one steering transistor has its gate driven by a bootstrapping transistor.<H bootstrapping, programmable, Method, and, appa, 6765427.html, Patent, pto, 6765427

Title: Method and apparatus for bootstrapping a programmable antifuse circuit

Abstract: A steering circuit for a programmable circuit employing programming voltages that exceed normal operating voltages comprises a plurality of steering transistors. At least one steering transistor has its gate driven by a bootstrapping transistor.

Patent Number: 6,765,427 Issued on 07/20/2004 to McCollum

Inventors: McCollum; John (Saratoga, CA)
Assignee: Actel Corporation (Mountain View, CA)

Appl. No.: 10/216,332

Filed: August 8, 2002

Current U.S. Class: 327/525 ; 327/526

Current International Class: G11C 17/18 (20060101); G11C 17/14 (20060101)

Field of Search: 327/525,526 365/225.7

References Cited [Referenced By]

U.S. Patent Documents


4255748	March 1981	Bartlett
4625313	November 1986	Springer
4638187	January 1987	Boler et al.
4638243	January 1987	Chan
4684830	August 1987	Tsui et al.
4700130	October 1987	Bloemen
4706216	November 1987	Carter
4713557	December 1987	Carter
4717912	January 1988	Harvey et al.
4718042	January 1988	Moll et al.
4742252	May 1988	Agrawal
4772812	September 1988	Desmarais
4800176	January 1989	Kakumu et al.
4857774	August 1989	El-Ayat et al.
4870300	September 1989	Nakaya et al.
4870302	September 1989	Freeman
4873459	October 1989	El Gamal et al.
4928023	May 1990	Marshall
4930097	May 1990	Ledenbach et al.
4935645	June 1990	Lee
4959561	September 1990	McDermott et al.
4978905	December 1990	Hoff et al.
5008855	April 1991	Eltoukhy et al.
5046035	September 1991	Jigour et al.
5083083	January 1992	El-Ayat et al.
5121394	June 1992	Russell
5122685	June 1992	Chan et al.
5126282	June 1992	Chiang et al.
5144166	September 1992	Camarota et al.
5187392	February 1993	Allen
5194759	March 1993	El-Ayat et al.
5198705	March 1993	Galbraith et al.
5208491	May 1993	Ebeling et al.
5220213	June 1993	Chan et al.
5220215	June 1993	Douglas et al.
5221865	June 1993	Phillips et al.
5222066	June 1993	Grula et al.
5258319	November 1993	Inuishi et al.
5272388	December 1993	Bakker
5286922	February 1994	Curtiss
5293133	March 1994	Birkner et al.
5300830	April 1994	Hawes
5300832	April 1994	Rogers
5317698	May 1994	Chan
5365485	November 1994	Ward et al.
5367207	November 1994	Goetting et al.
5375089	December 1994	Lo
5394033	February 1995	Tsui et al.
5394034	February 1995	Becker et al.
5396128	March 1995	Dunning et al.
5397939	March 1995	Gordon et al.
5399920	March 1995	Van Tran
5400262	March 1995	Mohsen
5430335	July 1995	Tanoi
5430687	July 1995	Hung et al.
5469003	November 1995	Kean
5469396	November 1995	Eltoukhy
5473268	December 1995	Declercq et al.
5485103	January 1996	Pedersen et al.
5486775	January 1996	Veenstra
5526312	June 1996	Eltoukhy
5537056	July 1996	McCollum
5537057	July 1996	Leong et al.
5546019	August 1996	Liao
5559464	September 1996	Orii et al.
5572476	November 1996	Eltoukhy
5666322	September 1997	Conkle
5670905	September 1997	Keeth et al.
5744979	April 1998	Goetting
5744980	April 1998	McGowan et al.
5801547	September 1998	Kean
5809281	September 1998	Steele et al.
5815003	September 1998	Pedersen
5815004	September 1998	Trimberger et al.
5821776	October 1998	McGowan
5825200	October 1998	Kolze
5825201	October 1998	Kolze
5825202	October 1998	Tavana et al.
5825662	October 1998	Trimberger
5828230	October 1998	Young
5828538	October 1998	Apland et al.
5831448	November 1998	Kean
5832892	November 1998	Yaoita
5835165	November 1998	Keate et al.
5835998	November 1998	Pedersen
5838167	November 1998	Erickson et al.
5838584	November 1998	Kazarian
5841723	November 1998	Ma
5844298	December 1998	Smith et al.
5847441	December 1998	Cutter et al.
5847577	December 1998	Trimberger
5848005	December 1998	Cliff et al.
5848006	December 1998	Nagata
5850151	December 1998	Cliff et al.
5850152	December 1998	Cliff et al.
5850564	December 1998	Ting et al.
5852608	December 1998	Csoppenszky et al.
5854763	December 1998	Gillingham et al.
5859542	January 1999	Pedersen
5859543	January 1999	Kolze
5859544	January 1999	Norman
5861761	January 1999	Kean
5869981	February 1999	Agrawal et al.
5870586	February 1999	Baxter
5880492	March 1999	Duong et al.
5880512	March 1999	Gordon et al.
5880597	March 1999	Lee
5880598	March 1999	Duong
5883526	March 1999	Reddy et al.
5883850	March 1999	Lee et al.
5949719	September 1999	Clinton et al.
5952847	September 1999	Plants et al.
5994934	November 1999	Yoshimura et al.
6011744	January 2000	Sample et al.
6034677	March 2000	Noguchi et al.
6038627	March 2000	Plants
6049487	April 2000	Plants et al.
6111448	August 2000	Shibayama
6289068	September 2001	Hassoun et al.
6292016	September 2001	Jefferson et al.
6329839	December 2001	Pani et al.
6430088	August 2002	Plants et al.
6437650	August 2002	Sung et al.
6496887	December 2002	Plants

Foreign Patent Documents


0 415 542 A2	Mar., 1991	EP
0 889 593	Jan., 1999	EP
1 137 188	Sep., 2001	EP

Other References

US 6,564,273, 5/2003, Plants (withdrawn) .
L. Ashby, "ASIC Clock Distribution using a Phase Locked Loop (PLL)", Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit, pp. 6.1-6.3, Sep. 1991. .
"AV9170 Clock Synchronizer and Multiplier", pp. 1-4, Nov. 8, 1992. .
"AV9170 Application Note", AvaSem, pp. 1-7, Jan. 1993. .
U. Ko, "A 30-ps Jitter, 3.6-.mu.s Locking, 3.3-Volt digital PLL for CMOS Gate Arrays", IEEE 1993 Custom Integrated Circuits Conference, pp. 23.3.1-23.3.4, Conf. Date: May 9-12, 1993. .
A Efendovich et al., "Multi-Frequency Zero-Jitter Delay-Locked Loop", IEEE 1993 Custom Integrated Circuits Conference, pp. 27.1.1-27.1.4, Conf. Date: May 9-12, 1993. .
R. Quinnell, "Blending gate arrays with dedicated circuits sweetens ASIC development", EDN, pp. 29-32, Mar. 31, 1994. .
J. Chen, "PLL-based clock systems span the system spectrum from green PCs to Alpha", EDN, pp. 147-148, 150, 152, 154-155, Nov. 9, 1995. .
P. Sevalia, "Straightforward techniques cut jitter in PLL-based clock drivers", EDN, pp. 119-123, 125, Nov. 23, 1995. .
D. Bursky, "Memories Hit New Highs And Clocks Run Jitter-Free", Electronic Design, pp. 79, 80, 84, 85, 89 93, Feb. 19, 1996..

Primary Examiner: Cunningham; Terry D.
Assistant Examiner: Tra; Quan
Attorney, Agent or Firm: Sierra Patent Group, Ltd.

Claims

What is claimed is:

1. A programming-voltage steering circuit for a voltage-programmable element, said programming steering circuit comprising: a first steering transistors coupled between said voltage programmable element and a first programming potential, said first steering transistor having a bootstrapped gate; and a second steering transistor coupled between said voltage programmable element and a second programming potential, said second steering transistor having a bootstrapped gate.

2. The programming-voltage steering circuit of claim 1 wherein said voltage-programmable element comprises an antifuse.

3. The programming-voltage steering circuit of claim 1 wherein said bootstrapped gate comprises a bootstrapping transistor having a first source/drain terminal coupled to the gate of said at least one of said steering transistors, a second source/drain terminal coupled to a source of a first control signal and a gate coupled to a source of a second control signal.

4. The programming-voltage steering circuit of claim 3 wherein said voltage-programmable element comprises an antifuse.

5. The programming-voltage steering circuit of claim 3 wherein said source of a first control signal and said source of a second control signal are the same.

6. A programming-voltage steering circuit for programming a voltage-programmable element coupled between a first circuit node and a second circuit node and comprising: a first steering transistor and a second steering transistor coupled in series between a source of programming potential and the first circuit node, said first steering transistor and said second steering transistor each having a gate; a third steering transistor and a fourth steering transistor coupled in series between ground potential and the second circuit node, said first steering transistor and said second steering transistor each having a gate; a first bootstrapping transistor coupled to drive the gate of said first steering transistor; a second bootstrapping transistor coupled to drive the gate of said second steering transistor; and a third bootstrapping transistor coupled to drive the gate of said third steering transistor.

7. The programming-voltage steering circuit of claim 6 wherein; said first bootstrapping transistor has a first source/drain terminal coupled to said gate of said first steering transistor, a second source/drain terminal coupled to a first control voltage source, and a gate coupled to a second control voltage source; and said second bootstrapping transistor has a first source/drain terminal coupled to said gate of said second steering transistor, a second source/drain terminal coupled to a third control voltage source, and a gate coupled to a fourth control voltage source.

8. The programming-voltage steering circuit of claim 7 wherein said first through fourth control voltage source are the same.

9. The programming-voltage steering circuit of claim 6 wherein said voltage-programmable element comprises an antifuse.

10. A method for programming a voltage-programmable element coupled to a switchable programming potential comprising; driving a gate of a first steering transistor through a first bootstrap transistor coupled between a first programming potential and the voltage-programmable element; driving a gate of a second steering transistor through a second bootstrap transistor coupled between a second programming potential and the voltage-programmable element; and turning on said first programming potential.

11. A programming-voltage steering circuit for programming a voltage-programmable element coupled between a first circuit node and a second circuit node, comprising: a first steering transistor and a second steering transistor coupled in series between a source of programming potential and the first circuit node, said first steering transistor and said second steering transistor each having a gate; a third steering transistor and a fourth steering transistor coupled in series between ground potential and the second circuit node, said third steering transistor and said fourth steering transistor each having a gate; a first bootstrapping transistor coupled to drive the gate of said first steering transistor; a second bootstrapping transistor coupled to drive the gate of said second steering transistor; a third bootstrapping transistor coupled to drive the gate of said third steering transistor; a fifth steering transistor and a sixth steering transistor coupled in series between said source of programming potential and said second circuit node, said fifth steering transistor and said sixth steering transistor each having a gate; a seventh steering transistor and an eighth steering transistor coupled in series between said ground potential and said first circuit node, said seventh steering transistor and said eighth steering transistor each having a gate; a fourth bootstrapping transistor coupled to drive the gate of said fifth steering transistor; a fifth bootstrapping transistor coupled to drive the gate of said sixth steering transistor; and a sixth bootstrapping transistor coupled to drive the gate of said seventh steering transistor.

Description

BACKGROUND OF THE DISCLOSED SYSTEM

1. Field of the Disclosed Circuit

The present disclosed circuit relates to programming antifuses, including those in field-programmable gate arrays ("FPGAs").

2. Description of the Related Art

Antifuse devices are well known in the integrated circuit art. Antifuse devices comprise a pair of conductive electrodes separated by at least one layer of antifuse material and may include one or more diffusion barrier layers. Prior to programming, antifuses exhibit very high resistance between the two electrodes and may be considered to be open circuits. A programming process disrupts the antifuse material and creates a low-impedance connection between the two conductive electrodes.

Programming circuit overhead for FPGA's takes up a great deal of die space. Reduction of this overhead represents a significant cost savings for manufacturers.

Referring to FIG. 1, antifuse 10 is shown coupled between two wiring segments 12 and 14. If the antifuse 10 is programmed, a connection is created between wiring segments 12 and 14 through the antifuse 10. First and second steering transistors 16 and 18 are coupled between wiring segment 12 and a source of programming potential V.sub.PP. Third and fourth steering transistors 22 and 24 are coupled between wiring segment 14 and a ground potential 26. The steering transistors 16, 18, 22, and 24 are used to steer the programing potentials V.sub.PP and ground to the antifuse 10 to be programmed. Antifuse 10 is programmed when all four steering transistors are turned on. In the example of FIG. 1, V.sub.g for all of steering transistors 16, 18, 22, and 24 is set at 7 volts.

As may be seen from an examination of FIG. 1, third and fourth steering transistors each have small source bias voltages. Steering transistor 24 has a zero-volt source bias because its source is coupled directly to ground and steering transistor 22 has a 1-volt source bias caused by the voltage drop across transistor 24. Therefore V.sub.GS for steering transistor 24 will be 7 volts and V.sub.GS for steering transistor 22 will be 6 volts.

On the other hand, first and second steering transistors 16 and 18 each have a large source bias (V.sub.s), 3 and 5 volts respectively in the design illustrated in FIG. 1 where V.sub.PP is 6 volts. Seven volts is applied to the gates of each of the four steering transistors in this particular design. The gate voltage and large source bias on steering transistors 16 and 18 result in low V.sub.GS voltages of 2 and 4 volts respectively across those transistors. Due to the low V.sub.GS voltages, the driver currents in transistors 16 and 18 are low, thus to compensate, the transistors 16 and 18 must be made larger in order to properly program an antifuse. As the size of the steering transistors increase the size of the die increases, thereby increasing costs. Also, with larger transistors, capacitance increases, thereby slowing the speed of the operating circuit.

BRIEF SUMMARY OF THE DISCLOSED CIRCUITS

The disclosed circuits relate to a programming steering circuit comprising a plurality of steering transistors and at least one bootstrapping transistor. The drain of the at least one bootstrapping transistor is coupled to the gate of at least one of the steering transistors.

A better understanding of the features and advantages of the present disclosed system will be obtained by reference to the following detailed description of the disclosed system and accompanying drawings which set forth an illustrative embodiment in which the principles of the disclosed system are utilized.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an illustration of a prior-art antifuse programming circuit.

FIG. 2 is a simplified schematic diagram of one embodiment of the disclosed circuit.

FIG. 3A is an equivalent schematic diagram of a portion of the circuit of FIG. 2 illustrating the bootstrapping action.

FIG. 3B is a graph showing the voltage bootstrapping action of the circuit of FIG. 3A.

FIG. 4 is a simplified schematic of another embodiment of the disclosed circuit with two programmable antifuses.

DETAILED DESCRIPTION OF THE DISCLOSED CIRCUITS

Persons of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any way limiting. Other embodiments of the invention will readily suggest themselves to such skilled persons having the benefit of this disclosure.

Recent scaling of transistors has lowered gate breakdowns such that they are now much lower than junction breakdowns. This scaling thus makes it possible to use capacitive bootstrapping to improve the performance of antifuse programming circuits such as the one shown in FIG. 1. Referring now to FIG. 2, the same antifuse 10 is shown coupled between the same two wiring segments 12 and 14. As in the programming circuit of FIG. 1, first and second steering transistors 16 and 18 are shown coupled between wiring segment 12 and a source of programming potential V.sub.PP, and third and fourth steering transistors 22 and 24 are shown coupled between wiring segment 14 and a ground potential 26. Antifuse 10 is programmed when all four steering transistors are turned on.

As may be seen from an examination of FIG. 2, the gate-drive signals for first and second steering transistors 16 and 18, respectively, are supplied through bootstrap transistors 28 and 30 respectively. As in the circuit of FIG. 1, V.sub.g for steering transistors 22 and 24 is set at 7 volts and the gates of bootstrap transistors 28 and 30 are driven from a common gate line at a V.sub.g potential of 7 volts.

As will be appreciated by persons or ordinary skill in the art, bootstrapping is the use of the capacitance of a node to increase the voltage on a gate of a transistor as the voltage rises at its source. Referring now to FIGS. 2 and 3A and 3B, when it is desired to program antifuse 10 in the circuit of FIG. 2, ground potential is supplied to wiring segment 14 through steering transistors 22 and 24 and V.sub.PP potential is supplied to wiring segment 12 through steering transistors 16 and 18. As may be seen from FIG. 2, seven volts is supplied to the left-hand source/drain terminal of each of bootstrap transistors 28 and 30 and the gates of both bootstrap transistors 28 and 30 are driven to 7 volts. When the V.sub.PP potential is then raised to 6 volts, bootstrap action causes the potential at the gate of steering transistor 16 to rise to 11 volts and the potential at the gate of steering transistor 18 to rise to 9 volts. Under these conditions, it may be seen that V.sub.GS for steering transistor 16 is 6 volts and V.sub.GS for steering transistor 18 is also 6 volts, thus avoiding the problem with the circuit of FIG. 1. Those of ordinary skill in the art will observe that applying 7 volts to the source of transistors 28 and 30 has the effect of making those transistors act like diodes.

This action may be seen in FIGS. 3A and 3B. FIG. 3A is an equivalent schematic diagram of the circuit including a steering transistor 32 in combination with a bootstrap transistor 34. Dashed line capacitor 36 is the capacitance on the gate of the steering transistor 32 which is the dominating capacitance. The top trace of FIG. 3B shows the voltage at the gate of steering transistor 32. Dashed line 38 in FIG. 3B indicates the time at which V.sub.PP is turned on and shows that the voltage on the gate of steering transistor 32 is bootstrapped from an initial value to a higher value by the capacitance of the gate. The two lower traces of FIG. 3B illustrate the relative bootstrapping of the voltages on the gates of steering transistors 16 and 18 of FIG. 2 to a higher voltage when V.sub.PP is applied to the drain of steering transistor 16.

This design allows for the steering transistors 16 and 18 to be smaller, which saves die area and reduces capacitance, thereby reducing cost and increasing operating speed.

Referring to FIG. 4, one embodiment of an illustrative circuit providing a bidirectional programming path to allow programming of two antifuses 50 and 52 is shown. Antifuse 50 is coupled between wiring segments 54 and 56 and antifuse 52 is coupled between wiring segments 58 and 60.

The programming circuits for antifuses 50 and 52 both share the same pre-driver transistors 62, 64, 66, 68, 70, and 72. Steering transistors 74 and 78 and bootstrap transistors 76 and 80 are used to program antifuse 50, and steering transistors 82 and 86, and bootstrap transistors 84 and 88 are used to program antifuse 52. The gates of transistors 66, 72, 76, 80, and 88 may be always left high at a V.sub.g potential.

As an example of the operation of the circuit of FIG. 4, if antifuse 50 is to be programmed, then steering transistors 74 and 78 must be turned on and steering transistors 82 and 86 must be kept off in order to prevent antifuse 52 from being programmed. In addition, steering transistors 62 and 70 must be turned on in order to complete the current path if the most positive potential is to be supplied to antifuse 50 through wiring segment 54. The gates of bootstrap transistors 66, 72, 76, 80 and 88 must be taken to V.sub.g. This charges the gates of steering transistors 70, 74, and 78 to one threshold voltage below the sources of bootstrap transistors 72, 76, and 80 prior to ramping up the V.sub.PP voltage. Turning on bootstrap transistors 66 and 88 allows the gate turn-off signal to be presented to the gates of steering transistors 64 and 86. Once this has been done, V.sub.PP can be ramped from zero to the desired voltage. This causes the potentials at the gates of steering transistors 70, 74, and 78 to rise with V.sub.PP thereby maintaining the current-drive capability of these steering transistors as their source voltages rise.

If it is desired to program antifuse 50 with current flow in the opposite direction, then steering transistors 64 and 68 would be turned on instead of steering transistors 62 and 70.

From the above example of programming antifuse 50, persons of ordinary skill in the art will understand how to program antifuse 52 by turning off steering transistors 74 and 78 by applying zero volts to the sources of bootstrap transistors 76 and 80 and turning on steering transistors 82 and 86 by applying the same voltage as V.sub.g to the gates of bootstrap transistors 84 and 88. Persons of ordinary skill in the art will also observe that, if programing current flow in only one direction is desired, steering transistors 64, bootstrap transistor 66, and steering transistor 68 would not be needed.

It should be understood that various alternatives to the embodiments of the disclosed invention described herein may be employed in practicing the disclosed invention. It is intended that the following claims define the scope of the disclosed invention and that structures and methods within the scope of these claims and their equivalents be covered thereby.

*