Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Ball cage
Patent Number: 6,922,897 Issued on 08/02/2005 to Adams,   et al.

Title: Image-recording device for a printing form, having an array of VCSEL light sources
Patent Number: 6,798,438 Issued on 09/28/2004 to Beier,   et al.

Title: Fixed and roving wireless system monitors
Patent Number: 7,164,908 Issued on 01/16/2007 to Dowling

Title: Arrangements for self-measurement of I/O timing
Patent Number: 6,898,741 Issued on 05/24/2005 to Muljono,   et al.

Title: Overvoltage protection circuits that utilize capacitively bootstrapped variable voltages
Patent Number: 6,798,629 Issued on 09/28/2004 to Proebsting

Title: Power frequency electromagnetic field compensation system
Patent Number: 6,798,632 Issued on 09/28/2004 to Holmes,   et al.

Title: Trip device comprising an improved man-machine interface and circuit breaker comprising such a trip device
Patent Number: 6,798,630 Issued on 09/28/2004 to Del Vecchio,   et al.

Title: Digital transceiver with multi-rate processing
Patent Number: 6,778,599 Issued on 08/17/2004 to Doron

Title: Control processor dynamically loading shadow instruction register associated with memory entry of coprocessor in flexible coupling mode
Patent Number: 6,865,663 Issued on 03/08/2005 to Barry

Title: Intake module having integrally housed ECU
Patent Number: 6,910,456 Issued on 06/28/2005 to Umemoto,   et al.

Title: Predictive processing method in a semiconductor processing facility
Patent Number: 6,766,285 Issued on 07/20/2004 to Allen, Jr.,   et al.

Title: Weighing apparatus
Patent Number: 6,809,270 Issued on 10/26/2004 to Fujita

Title: Internal combustion engine comprising a hydraulic system
Patent Number: 6,854,431 Issued on 02/15/2005 to Gaessler,   et al.

Title: Scarecrow gene, promoter and uses thereof
Patent Number: 6,809,234 Issued on 10/26/2004 to Benfey,   et al.

Title: Biopsy needle
Patent Number: 7,131,951 Issued on 11/07/2006 to Angel

Title: Biopsy needle
Patent Number: 7,131,951 Issued on 11/07/2006 to Angel

Title: Method for controlling a circumferential register in a web-fed rotary press
Patent Number: 6,766,737 Issued on 07/27/2004 to Glockner,   et al.

Title: Method and apparatus for measuring spinal distortions
Patent Number: 7,131,952 Issued on 11/07/2006 to Dickholtz, Sr.,   et al.

Title: Method and apparatus for measuring spinal distortions
Patent Number: 7,131,952 Issued on 11/07/2006 to Dickholtz, Sr.,   et al.

Title: Liquid crystal display having compensation capacitor
Patent Number: 7,142,261 Issued on 11/28/2006 to Chiang,   et al.

Title: Interchangeable flexible die
Patent Number: 6,766,733 Issued on 07/27/2004 to Collins

Title: Substituted cycloalkyl P1' hepatitis C virus inhibitors
Patent Number: 6,878,722 Issued on 04/12/2005 to Campbell,   et al.

Title: Multiaxis punch device
Patent Number: 6,766,723 Issued on 07/27/2004 to Yasoda,   et al.

Title: Image pickup device
Patent Number: 7,142,241 Issued on 11/28/2006 to Mukai

Title: Automatic self cleaning bladder relief system and failsafe
Patent Number: 7,131,964 Issued on 11/07/2006 to Harvie

Title: Automatic self cleaning bladder relief system and failsafe
Patent Number: 7,131,964 Issued on 11/07/2006 to Harvie

Title: Household appliance using water, namely, a washing machine, with improved device for reducing the water hardness
Patent Number: 6,766,812 Issued on 07/27/2004 to Gadini

Title: Semiconductor laser device
Patent Number: 6,768,755 Issued on 07/27/2004 to Inoue,   et al.

Title: Apparatus and method for performing symbolic resolution of modules using static representations of a trace
Patent Number: 6,766,511 Issued on 07/20/2004 to Berry,   et al.

Title: Polymer coated capacitor films
Patent Number: 6,798,642 Issued on 09/28/2004 to Decker,   et al.

Title: Gas discharge laser, method of operating a gas discharge laser, and use of a sintered filter
Patent Number: 6,798,814 Issued on 09/28/2004 to Geiger,   et al.

Title: Rotation sensor
Patent Number: 6,860,159 Issued on 03/01/2005 to Jin,   et al.

Title: Methods and apparatus for encoding LDPC codes
Patent Number: 6,961,888 Issued on 11/01/2005 to Jin,   et al.

Title: Lithographic apparatus, programmable patterning structure, device manufacturing method, and device manufactured thereby
Patent Number: 7,141,340 Issued on 11/28/2006 to Bleeker

Title: Method and apparatus for measurement using piezoelectric sensor
Patent Number: 6,989,623 Issued on 01/24/2006 to Zeighami

Title: Multi-mode mobile communications device with continuous mode transceiver and methods therefor
Patent Number: 6,957,081 Issued on 10/18/2005 to Leyh,   et al.

Title: Electrical wiring device with multiple types of wire terminations
Patent Number: 7,140,887 Issued on 11/28/2006 to Poh,   et al.

Title: System and method for annotation on a moving image
Patent Number: 7,119,814 Issued on 10/10/2006 to Meron,   et al.

Title: Dual-function three-axis positioning system
Patent Number: 7,084,533 Issued on 08/01/2006 to Botos,   et al.

Title: Hard bodied high capacity catch basin filtration system
Patent Number: 6,872,029 Issued on 03/29/2005 to Allard,   et al.

Title: Article information providing system and mediate apparatus
Patent Number: 7,020,682 Issued on 03/28/2006 to Homma,   et al.

Title: Floor hockey puck
Patent Number: 7,140,989 Issued on 11/28/2006 to Poruchny

Title: Method of allowing multiple, hardware embedded configurations to be recognized by an operating system
Patent Number: 7,020,723 Issued on 03/28/2006 to Beaudoin,   et al.

Title: Method for producing alkanolamines
Patent Number: 7,119,231 Issued on 10/10/2006 to Frauenkron,   et al.

Title: Digital watermark screening and detection strategies
Patent Number: 6,768,809 Issued on 07/27/2004 to Rhoads,   et al.

Title: Single data line sensing scheme for TCCT-based memory cells
Patent Number: 7,006,398 Issued on 02/28/2006 to Yoon,   et al.

Title: Quick-connecting coupler for hoses, pipes and faucets
Patent Number: 7,140,645 Issued on 11/28/2006 to Cronley

Title: Multi-layer golf ball
Patent Number: 7,140,978 Issued on 11/28/2006 to Nealon,   et al.

Title: Radio data communication apparatus and radio data communication method
Patent Number: 6,970,710 Issued on 11/29/2005 to Kikuchi

Title: Recessed luminaire having a dome-shaped reflector
Patent Number: 6,883,940 Issued on 04/26/2005 to Grajetzky,   et al.

Title: Interpolating a pixel from an intermediate line of a field
Patent Number: 7,142,249 Issued on 11/28/2006 to Hahn,   et al.

Title: Method for performing a camera function in a mobile communication terminal
Patent Number: 7,119,827 Issued on 10/10/2006 to Kang

Title: Bearing assembly equipped with rotation sensor to determine rotation and position of rotating element
Patent Number: 6,956,367 Issued on 10/18/2005 to Fujikawa,   et al.

Title: Solid electrolytic capacitor and method for producing the same
Patent Number: 6,790,384 Issued on 09/14/2004 to Konuma,   et al.

Title: Disposable diaper
Patent Number: 6,890,327 Issued on 05/10/2005 to Suzuki,   et al.

Title: Case tab-lock slitting and flap sealer in combination with a continuous radial motion case packing apparatus and method
Patent Number: 6,883,296 Issued on 04/26/2005 to Hartness,   et al.

Title: Jar lid opener
Patent Number: 6,935,207 Issued on 08/30/2005 to Mazza

Title: Multiple discharge-servo curve control method and device for an electrical discharge machine
Patent Number: 6,941,187 Issued on 09/06/2005 to Lu,   et al.

Title: Solar cell unit with removable layer
Patent Number: 6,809,252 Issued on 10/26/2004 to Winkeler

Title: Tire with improved endurance
Patent Number: 6,766,840 Issued on 07/27/2004 to Pereira,   et al.

Title: Receiving circuit, mobile terminal with receiving circuit, and method of receiving data
Patent Number: 6,768,769 Issued on 07/27/2004 to Hokao

Title: Gas laser oscillator
Patent Number: 6,768,761 Issued on 07/27/2004 to Hongu,   et al.

Title: System and method for noise reduction in thermodilution for cardiac measurement
Patent Number: 7,131,950 Issued on 11/07/2006 to Hamilton

Title: System and method for noise reduction in thermodilution for cardiac measurement
Patent Number: 7,131,950 Issued on 11/07/2006 to Hamilton

Title: Active pixel sensor array reset
Patent Number: 7,142,240 Issued on 11/28/2006 to Hua,   et al.

Title: CDMA receiver, path detection method, and recording medium on which path detection control program is recorded
Patent Number: 6,768,729 Issued on 07/27/2004 to Ohsuge

Title: Field adjustable pilot guard
Patent Number: 6,766,820 Issued on 07/27/2004 to Hoss

Title: Binaural synchronization
Patent Number: 6,768,802 Issued on 07/27/2004 to Baechler

Title: Vehicle seat air conditioning system
Patent Number: 6,871,696 Issued on 03/29/2005 to Aoki,   et al.

Title: Valve mechanism with a variable valve opening cross-section
Patent Number: 6,766,778 Issued on 07/27/2004 to Hammer

Title: Cooling module with axial blower and pressure regulated cross-flow fan
Patent Number: 6,766,774 Issued on 07/27/2004 to Kussmann

Title: Fluid conduction utilizing a reversible unsaturated siphon with tubarc porosity action
Patent Number: 6,766,817 Issued on 07/27/2004 to da Silva

Title: System and method for molecular optical emission
Patent Number: 7,115,916 Issued on 10/03/2006 to Avouris,   et al.

Title: Semiconductor device and semiconductor device producing system
Patent Number: 7,115,903 Issued on 10/03/2006 to Isobe,   et al.

Title: Administrating system of image forming apparatus and image forming apparatus
Patent Number: 6,999,191 Issued on 02/14/2006 to Yamada,   et al.

Method and apparatus for digital subscriber line access multiplexer stacking Number:7,116,674 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Method and apparatus for digital subscriber line access multiplexer stacking

Abstract: An architecture for stacking DSLAMs employs a master DSLAM having a control circuit and an uplink communication circuit to a central office and two LVDS circuits for communication with two DSLAM boxes in adjacent circuit interconnection to the master DSLAM. Multiple slave DSLAMs each having a programmable control circuit and two LVDS circuits for communication with two DSLAM boxes immediately adjacent on either side in the circuit are connected in a ring or split stack arrangement. A control circuit in the master selectively programs the control circuits in each slave DSLAM to control the direction of communication in the LVDS circuits as round robin in a first selected mode and a split in a second selected mode to accommodate the desired structure.

Patent Number: 7,116,674 Issued on 10/03/2006 to Shi


Inventors: Shi; Qun (Plainsboro, NJ)
Assignee: UTStarcom, Inc. (Alameda, CA)
Appl. No.: 10/346,485
Filed: January 16, 2003


Current U.S. Class: 370/419 ; 370/217; 370/420; 379/399.01
Current International Class: H04L 12/56 (20060101)
Field of Search: 370/419-421 709/250


References Cited [Referenced By]

U.S. Patent Documents
6680904 January 2004 Kaplan et al.
6801533 October 2004 Barkley
6822944 November 2004 Mantin
2002/0172273 November 2002 Baker et al.
Primary Examiner: Pham; Chi
Assistant Examiner: Philpott; Justin M.
Attorney, Agent or Firm: Fischer; Felix L.

Claims



What is claimed is:

1. An architecture for stacking Digital Subscriber Line Access Multiplexers (DSLAMs) comprising: a single master DSLAM having a control circuit and an uplink communication circuit to a central office and two low voltage differential signaling (LVDS) circuits for communication with two DSLAM boxes in direct adjacent circuit interconnection to the single master DSLAM; a plurality of slave DSLAMs each having a programmable control circuit and two LVDS circuits for communication with two DSLAM boxes in adjacent virtual circuit interconnection; and means for selectively programming the control circuits in each slave DSLAM to control the direction of communication in the LVDS circuits in said each slave DSLAM as round robin in a first selected mode and a split in a second selected mode, said split selectively programmed at a desired virtual circuit connection adjacent to the single master DSLAM for communication only through that single master DSLAM.

2. An architecture for stacking DSLAMs as defined in claim 1 wherein the two DSLAM boxes in adjacent circuit connection to the single master DSLAM are a first and a last slave DSLAMs to form a ring structure.

3. An architecture for stacking DSLAMs as defined in claim 1 wherein the two DSLAM boxes in direct adjacent circuit connection to the master are a first and a middle slave DSLAMs to form a dual link structure.

4. An architecture for stacking DSLAMs as defined in claim 1 wherein the means for selectively programming the slave DSLAMs employs a proxy scheme for data and management messages, based on virtual box identification and virtual path/circuit identifications.

5. An architecture for stacking DSLAMs as defined in claim 1 wherein the means for selectively programming the slave DSLAMs employs a relaying traffic mechanism for data and management messages, based on virtual box identification and virtual path/circuit identifications.

6. An architecture for stacking DSLAMs as defined in claim 1 further comprising means for detecting failure of one of the slave DSLAMs and wherein the means for selectively programming is responsive to the means for detecting failure to allow reprogramming from a round robin to split path communication around the failed slave DSLAM while retaining communication only through the single master DSLAM.

7. An architecture for stacking DSLAMs as defined in claim 6 further comprising a standby master wherein upon failure of the single master DSLAM, the standby master is enabled for operation as a single master having a control circuit and an uplink communication circuit to a central office and two low voltage differential signaling (LVDS) circuits for communication with two DSLAM boxes in direct adjacent circuit interconnection to the single master DSLAM and said means for selectively programming reprograms from a round robin to split path communication around the failed single master DSLAM while retaining communication through the standby master as a new single master DSLAM said split selectively programmed at a desired virtual circuit connection adjacent to the standby master for communication through the standby master.

8. An architecture for stacking Digital Subscriber Line Access Multiplexers (DSLAMs) comprising: a single master DSLAM having a control circuit and an uplink communication circuit to a central office and two low voltage differential signaling (LVDS) circuits for communication with two DSLAM boxes in direct adjacent circuit interconnection to the single master DSLAM; a plurality of slave DSLAMs each having a programmable control circuit and two LVDS circuits for communication with two DSLAM boxes in adjacent virtual circuit interconnection; and means for selectively programming the control circuits in each slave DSLAM to control the direction of communication in the LVDS circuits in said each slave DSLAM as round robin in a first selected mode and a split in a second selected mode, said split selectively programmed at a desired virtual circuit connection adjacent to the single master for communication through that single master DSLAM; means for detecting failure of one of the slave DSLAMs and wherein the means for selectively programming is responsive to the means for detecting failure to allow reprogramming from a round robin to split path communication around the failed slave DSLAM while retaining communication through the single master DSLAM; and a standby master wherein upon failure of the single master, the standby master is enabled for operation as a single master having a control circuit and an uplink communication circuit to a central office and two low voltage differential signaling (LVDS) circuits for communication with two DSLAM boxes in direct adjacent circuit interconnection to the single master DSLAM, and said means for selectively programming reprograms from a round robin to split path communication around the failed single master DSLAM while retaining communication through the standby master as a new single master DSLAM, said split selectively programmed at a desired virtual circuit connection adjacent to the standby master for communication through the standby master.
Description



FIELD OF THE INVENTION

This invention relates generally to the field of Digital Subscriber Line Access Multiplexers (DSLAMs) and, more particularly, to configuration and interconnection of DSLAMs to allow stacking efficiently with fault tolerance redundancy at low cost.

BACKGROUND OF THE INVENTION

Digital Subscriber Line Access Multiplexers are required for communications between digital subscriber line (DSL) users and the central office (CO). Typically, the "pizza box" sized DSLAMs are stacked at remote sites to provide higher density and ease of interconnection. Conventional stacking configurations of the DSLAMs are shown in FIGS. 1a and 1b of the drawings based on single link daisy chain and star respectively.

SUMMARY OF THE INVENTION

An architecture for stacking DSLAMs according to the present invention employs a master DSLAM having a control circuit and an uplink communication circuit to a central office and two LVDS circuits for communication with two DSLAM boxes in adjacent circuit interconnection to the master DSLAM. Multiple slave DSLAMs each having a programmable control circuit and two LVDS circuits for communication with two DSLAM boxes immediately adjacent on either side in the circuit are connected in a ring or split stack arrangement. A control circuit in the master selectively programs the control circuits in each slave DSLAM to control the direction of communication in the LVDS circuits as round robin in a first selected mode and a split in a second selected mode to accommodate the desired structure and to provide redundancy for failure by reprogramming from round robin to split to communicate around a failed slave DSLAM.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features and advantages of the present invention will be better understood by reference to the following detailed description when considered in connection with the accompanying drawings wherein:

FIG. 1a is a prior art example of a single link daisy chain connection;

FIG. 1b is a prior art example of a star interconnection architecture;

FIG. 2a is a schematic diagram of an exemplary embodiment of the present invention employing a ring structure with a round robin data path;

FIG. 2b is a schematic diagram of an exemplary embodiment of the present invention employing a split stacking with split data path;

FIG. 2c is a block diagram of an exemplary embodiment of the invention for N=3;

FIG. 2d is a block diagram of an exemplary embodiment of the invention for N=7;

FIG. 3 is a schematic diagram illustrating the traffic redirection capability of the redundant structure of the present invention;

FIG. 4 is a schematic diagram of dual master stacking possible with the present invention; and,

FIG. 5 is a detailed schematic diagram of the main functional blocks of the master and slave DSLAMs in a configuration according to the present invention;

FIG. 6 is a schematic demonstration of an embodiment for communications between DSLAMs employing the present invention:

FIG. 7 shows an example of the relay/stacking I/O table in a Slave DSLAM;

FIG. 8 illustrates an example of the proxy table in the Master for the embodiment of FIG. 2d with N=7;

FIG. 9 illustrates the communications relaying scheme for the Slaves' downlink path;

FIG. 10 illustrates the communications relaying scheme for the Slaves' uplink path;

FIG. 11 is a flow chart depicting ATM uplink communications in an embodiment of the invention;

FIG. 12 is is a flow chart depicting ATM downlink communications in an embodiment of the invention; and,

FIG. 13 is a state diagram for in-band communications in an embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

The proposed method improves the conventional stacking approach by providing dual links between the master and slave boxes in a "ring" structure, such that redundancy is built-in and software controllable. Further, the data path route from master to slave is also software configurable. FIGS. 2a and b show the proposed new method of stacking based on "ring" or "dual link" architecture respectively. The stacking link 10 connecting the master box 12 and slave boxes 14 for the embodiments shown is based on low voltage differential signaling (LVDS) technology, designed to carry ATM traffic, as will be discussed in greater detail subsequently. The concept, however, can apply for other types of links. For illustration purposes, the uplink 16 for data traffic is shown as ATM based connecting to the central office (CO) or ATM network via OC-3 or (Multilink) E1/T1 IMA. In the "ring" structure with "round robin" data communication configuration shown in FIG. 2a, the data flows in one direction from one box to another (i.e. to the one stacked below). The last box down the chain completes the "ring" by following the same data path to the master. In the "dual link" structure with "split path" data communication configuration, the data flows bi-directionally (transmit/receive) from one box to another (i.e. to the one stacked below). The master splits the two traffic paths via software control, based either on virtual slave box identification numbers and/or ATM virtual path/virtual circuit numbers of a slave box.

The configuration described is further illustrated in FIGS. 2c and 2d for N=3 and N=7 respectively. Here, the Master to Slave and Slave to Slave interconnections alternate in each link, as shown. In one link, for example, the chain connection order is from Master to Slave 1 to Slave 3, etc. In the other link, the chain order is from Master to Slave 2 to Slave 4, etc. The last two slave boxes in each chain link then connect with each other on link 10' to complete the loop for the purpose of redundancy and traffic redirection in case a failure occurs as will be described in greater detail subsequently.

An additional alternative or simple dual link connection will be the same as shown in FIG. 2a, but the traffic path is reprogrammed by the Master to be bi-directional on each link. The two paths will be, for an example of N=7, (a) Master to Slave 1, 2, 3 and (b) Master to Slave 7, 6, 5, and 4. In this case, the link interconnection between Slave 3 and Slave 4 will not be used for data traffic but for redundancy.

A third alternative provides the two slave boxes connecting to the Master are the first Slave and a middle slave. In case of N=3, the middle slave will #2. One link connects Master and Slave 1, and the other link connects Master and Slave 2 and then Slave 3. For N=7, the middle slave will be 4 and one link will be Master and Slave 1 and then 2 and 3. The other link will be Master and Slave 4, and then 5 to 7. Again, the loop closes by linking together Slaves 1 and 3 for N=3 or Slaves 3 and 7 for N=7, for the purpose of redundancy. Note that with this configuration, the longest delay between master and slave is substantially half of that with the "ring" configuration or single link daisy chain.

The flexibility of the invention allows this configuration to also be used for a Round Robin daisy chain link since the virtual "position" of the slave DSLAMs is programmable. The data path can be programmed at the initialization phase to be uni-directional on the link, i.e., in the order of Master to Slave 1 to Slave 3 to Slave 2 to Master for N=3, and Master to Slave 1 to Slave 3 to Slave 5 to Slave 7 to Slave 6 to Slave 4 to Slave 2 to Master for N=7. In this case, the last link (10') will also be used for data traffic. The link path can be reconfigured by the Master to bi-directional as shown in FIG. 2d when a failure occurs.

FIG. 3 shows an example of the reliability feature or self-healing available with the method of the present invention. As shown for a ring stack chain physical configuration, one slave box 14' going down will not affect the operation of the rest of the stacked boxes. The master can redirect traffic when informed the failure has occurred in one of the slave boxes by converting the traffic in the slave boxes to split path with bi-direction communication on both sides of the "down" slave box with communication to the master box at both ends of the chain. For the configurations described above with respect to FIGS. 2c and 2d, the link 10' is activated for normal communication.

Detecting a failure/malfunction of a slave DSLAM is accomplished by the Master for the embodiments shown in one of several approaches. A first approach is for Master to periodically send a "heart-beat" message to each slave by means of polling in a round robin fashion. If the slave being polled (identified by virtual ID) does not respond within a predesignated time, the Master will consider it has failed and redirect traffic around that slave.

A second approach is that the slaves communicate with each other by sending heart-beat messages. As an example, the architecture can be programmed by the Master such that the box that is stacked "on top" always sends messages to the one that is stacked "below" or next in communication sequence. In the round-robin chain case, the Master sends heart-beat to Slave 1, Slave 1 sends the heart-beat to Slave 2. When the box receiving the heart-beat message does not respond within certain time, the box sending the message will consider that box being failed and inform the Master using the reserved in-band communication channel (as described below).

FIG. 4 shows an embodiment of the present invention with a dual master configuration with a second master box 18, providing full protection in the event one master fails. Coordination between the two masters is employed, in terms of traffic and configuration, such as active/standby, shared active/active, etc.

FIG. 5 shows the internal main functional architecture of the master and slave DSLAMs and a general stacking arrangement. The master box incorporates multiple ADSL interfaces 20 for connection to the user lines 22. A control circuit 24 with a central processing unit (CPU) and ATM switching and traffic management controls the master DSLAM. An uplink circuit 26 provides communication with the CO using STM/OC3 or multilink EI/TI IMA. Communication with the slave boxes is provided by multiple LVDS circuits 28a and 28b.

Each slave box also has multiple ADSL interfaces 30 for connection to the user lines 32. A control circuit 34 with a central processing unit (CPU) and ATM switching and traffic management controls the slave DSLAM under software control by the master. LVDS ports 36a and 36b interconnect the slave box for communication with each box adjacent in the circuit connection, either master or slave. The control circuit in the master DSLAM provides software instruction to the slave DSLAMs for establishing the communication direction as round robin or split, i.e. bi-directional, as will be described in greater detail subsequently. With the physical connection in a ring stack chain, the normal communication path would be round robin. However, failure of one slave box can be overcome by the master reprogramming the slaves to communicate in split format thereby automatically reconfiguring the circuit arrangement to a dual link configuration as previously described with respect to FIG. 3.

The communications between the Master and Slaves and between the Slave DSLAMs for the embodiments shown are based on in-band communications carried within the LVDS link and ATM cell streams. This is also the CPU to CPU communication means between two DSLAM boxes via an in-band LVDS channel. FIG. 6 demonstrates this embodiment in schematic form. The CPU messages are inserted into the ATM cell streams by the LVDS circuit through the CPU interface as represented by links 40. The in-band communications are transmitted by the LVDS with the ATM cell streams on links 10 between DSLAMs.

Communication between the master and slave boxes employs a proxy and/or relaying traffic mechanism/scheme for data and management messages, based on virtual box identification and virtual path/circuit identifications. Each Slave DSLAM maintains a traffic relay and stacking I/O table that does the virtual channel and box ID mapping. The table is updated whenever instructed by the Master via in-band communication channel. FIG. 7 shows an example of the relay/stacking I/O table in a Slave DSLAM. The table incorporates the ADSL port numbers connected to the DSLAM, the VCI/VPIs for the Slave DSLAM, the virtual ID for the DSLAM and the Stacking Input/Output mode for each of the two LVDS ports. The stacking ports in the Utopia LVDS configuration shown for the embodiments in the drawings can be predefined as belonging to the "A" or "B" LVDS link during initialization. Each port can be programmed for input, output or bi-directional (input and output) communication.

The Master DSLAM maintains a "proxy" table for all slaves, which includes VCI/VPI cross-connect information and mapping between external VCI/VPI to internal (slave) VCI/VPI, as well as stacking I/O configuration. FIG. 8 illustrates an example of the proxy table in the Master for the embodiment of FIG. 2d with N=7. The proxy table contains the information present in the tables for each of the Slaves and an additional data item defining the Master Stacking Mode for round robin or split path. The Stacking Input/Output mode established by the Master will be determined by the Stacking mode as previously described. Failure mode recovery can be accomplished by the Master as previously described resulting in a change in the Stacking mode and bypassing of a failed Slave DSLAM in the communications path.

The communications relaying scheme for the Slaves is illustrated in FIGS. 9 and 10 for downlink and uplink paths respectively. Referring to FIG. 9, the ATM data from the uplink is received by a DSLAM in block 50 and routed through an ATM switch 52. A determination is made in block 54 comparing the ATM cells with the DSLAM traffic relay and stacking table to determine if the communication is local or should be downlinked in the stack. If the communication is intended for an ADSL port in the DSLAM, it is switched to the appropriate local ADSL port in block 56. If the communication is to be passed through, a check of the stacking I/O table is made to determine the transfer port in block 58. If the I/O table has been updated, the communication is passed to the new stacking port in block 60 for ATM output to the next DSLAM as defined by the new stacking port data. If the I/O table has not been updated, the communication is passed to the old stacking port in block 62 for ATM output to the next DSLAM as defined by the old stacking port data.

Uplinking of data is shown in FIG. 10 where ATM data from the Downlink is received in block 64 from the local ADSL ports in the DSLAM or from the stacking input port. The data is routed through the ATM switch 66 and to the uplink switch 68 for external communication. A check of the stacking I/O table is made to determine the transfer port in block 70. If the I/O table has not been updated, the communication is passed to the old stacking port in block 72 for ATM output to the next DSLAM as defined by the old stacking port data. If the I/O table has been updated, the communication is passed to the new stacking port in block 74 for ATM output to the next DSLAM as defined by the new stacking port data.

Uplink and downlink communications for the Master DSLAM are conducted based on the proxy table previously described with respect to FIG. 8. As shown in FIG. 11, ATM data is received by the Master from the uplink in block 80 through the ATM switch 82. A determination 84 is made whether the ATM cells correspond to a local ADSL port for the Master or require a stack downlink. If local the ATM cells are switched to the appropriate local DSL port in block 86, if not, a check 88 is made to determine the stacking mode. If a determination is made in block 90 that the round robin mode is present, the Master switches to the output stacking port previously defined in block 92. The proxy table allows conversion of the external VCI/VPI to internal (slave) VCI/VPI for downlink. If a split mode is used, a switch to the proper stacking port is made using the VCI/VPI cross connect table in block 94.

The uplink proxy path is shown in FIG. 12. ATM data from the local ADSL port in the Master or downlink slave DSLAM is received in block 96 through the ATM switch 98 and transmitted through the uplink in switch 100 with the Master conducting the VCI/VPI cross connect as required pursuant to the proxy table.

Heartbeat communications and failure reprogramming are accomplished by the Master DSLAM using inband messaging as previously described. For the case of a Round-Robin chain link in the embodiments shown, the failure sensing schemes reserve the in-band communication channel that is in the reverse direction of the normal ATM traffic, in order to inform the Master when failure occurs. For the case of split-path chain link, however, since each link is already bi-directional, the in-band communication channel is carried over the normal ATM traffic.

The Master reprograms the Slave path direction in case of failure through the in-band communication channel by sending down stacking path I/O messages to each of the Slave boxes (minus the failed one). The Slave boxes then update their corresponding I/O tables. The Master incorporates a simple state machine that tracks the operating condition of each Slave box in its stacking control circuit.

Similarly, when the failed DSLAM box is recovered to be operational again, it will inform the Master through the in-band communication channel to notify that it is alive. The Master then will either update the I/O table of all the Slaves including the recovered one, or by updating only the recovered Slave of its normal traffic I/O path that follows the rest of the traffic directions.

The state machine for the described in-band communications is shown in FIG. 13. At start-up, the Master sends an initialization communication 102 to define the stacking I/O information table for each DSLAM. As long as all Slaves remain operational, state 104, in response to heartbeat signals, communications proceed based on the initialized settings. If no heart-beat response is received or a failure notification is received, the Master enters state 106, identifies the failed Slave by its virtual ID and sends stacking I/O table updates to the remaining operational slaves. The remaining Slaves continue operation with the revised I/O stacking tables until the failed Slave communicates with the Master that it is recovered. Upon such notification, the Master enters state 108 and again sends updated stacking I/O table information to all Slaves in the stack before returning to the Operational state 104.

Having now described the invention in detail as required by the patent statutes, those skilled in the art will recognize modifications and substitutions to the specific embodiments disclosed herein. Such modifications are within the scope and intent of the present invention as defined in the following claims.

*


Free Web Sudoku Puzzles.
Solve with your browser.
                5
  9 1 8       6  
      4 7   8    
  1         3   2
  6 3       4 9  
2   5         8  
    8   2 3      
  3       8 6 7  
9                
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!