Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Data packet queue handling method and system
Patent Number: 7,437,489 Issued on 10/14/2008 to Chen

Title: Interface for car-mounted devices
Patent Number: 7,437,488 Issued on 10/14/2008 to Ito,   et al.

Title: Storage medium array controller, a storage medium array apparatus, a storage medium drive, a method of controlling a storage medium array, and a signal-bearing medium embodying a program of a
Patent Number: 7,437,487 Issued on 10/14/2008 to Chikamichi

Title: Configurable measurement interface coupled to a front-end subsystem and a back-end subsystem for receiving a set of bootstrap information
Patent Number: 7,437,486 Issued on 10/14/2008 to Burch,   et al.

Title: Method and apparatus for synchronization of two computer systems
Patent Number: 7,437,485 Issued on 10/14/2008 to Kruglikov,   et al.

Title: Method for optimizing synchronization
Patent Number: 7,437,484 Issued on 10/14/2008 to Auriemma,   et al.

Title: System and method for transferring a compressed data file to a peripheral device
Patent Number: 7,437,483 Issued on 10/14/2008 to Goossen,   et al.

Title: Method and apparatus for facilitating client server communications over a network
Patent Number: 7,437,482 Issued on 10/14/2008 to Jungck

Title: Methods and apparatus for utilizing user software to communicate with network-resident services
Patent Number: 7,437,481 Issued on 10/14/2008 to Bond,   et al.

Title: Communication protocol for wireless data exchange via a packet transport based system
Patent Number: 7,437,480 Issued on 10/14/2008 to Oueslati,   et al.

Title: Position identifier management apparatus and method, mobile computer, and position identifier processing method
Patent Number: 7,437,479 Issued on 10/14/2008 to Ishiyama,   et al.

Title: Priority control device
Patent Number: 7,437,478 Issued on 10/14/2008 to Yokota,   et al.

Title: SCSI-based storage area network having a SCSI router that routes traffic between SCSI and IP networks
Patent Number: 7,437,477 Issued on 10/14/2008 to Kuik,   et al.

Title: Optimizing flooding of information in link-state routing protocol
Patent Number: 7,437,476 Issued on 10/14/2008 to Zinin,   et al.

Title: Method and apparatus for utilizing an audibly coded signal to conduct commerce over the internet
Patent Number: 7,437,475 Issued on 10/14/2008 to Philyaw

Title: Proxy-less packet routing between private and public address realms
Patent Number: 7,437,474 Issued on 10/14/2008 to Iyer,   et al.

Title: Packet switch and method thereof dependent on application content
Patent Number: 7,437,473 Issued on 10/14/2008 to Lu,   et al.

Title: Interactive broadband server system
Patent Number: 7,437,472 Issued on 10/14/2008 to Rose

Title: Tunneling IPv6 packets
Patent Number: 7,437,470 Issued on 10/14/2008 to Fernandes,   et al.

Title: Virtual network element framework and operating system for managing multi-service network equipment
Patent Number: 7,437,469 Issued on 10/14/2008 to Ellanti,   et al.

Title: Method and system for secure URL-based access control
Patent Number: 7,437,468 Issued on 10/14/2008 to Yamamoto,   et al.

Title: Printing system and method of setting same, information processing apparatus and storage medium
Patent Number: 7,437,467 Issued on 10/14/2008 to Kato

Title: Wire protocol for a media server system
Patent Number: 7,437,466 Issued on 10/14/2008 to Bolosky,   et al.

Title: Method of optimizing calls set up in a private telecommunication network including two subnetworks using the QSIG protocol and the session initialization protocol, respectively
Patent Number: 7,437,465 Issued on 10/14/2008 to Rousseau

Title: Systems and methods for providing asynchronous messaging
Patent Number: 7,437,464 Issued on 10/14/2008 to Xu,   et al.

Title: Method and means for providing scheduling for a videoconferencing network in a manner to ensure bandwidth
Patent Number: 7,437,463 Issued on 10/14/2008 to Valletutti,   et al.

Title: Method for zoning data storage network using SAS addressing
Patent Number: 7,437,462 Issued on 10/14/2008 to Marks,   et al.

Title: Load balancing apparatus and method
Patent Number: 7,437,461 Issued on 10/14/2008 to Sugizaki

Title: Service placement for enforcing performance and availability levels in a multi-node system
Patent Number: 7,437,460 Issued on 10/14/2008 to Chidambaran,   et al.

Title: Calculation of service performance grades in a multi-node environment that hosts the services
Patent Number: 7,437,459 Issued on 10/14/2008 to Chidambaran,   et al.

Title: Systems and methods for providing quality assurance
Patent Number: 7,437,458 Issued on 10/14/2008 to Stewart,   et al.

Title: Regulating concurrent logins associated with a single account
Patent Number: 7,437,457 Issued on 10/14/2008 to Eisendrath,   et al.

Title: Object reference generating device, object reference generating method and computer readable recording medium for recording an object reference generating program
Patent Number: 7,437,456 Issued on 10/14/2008 to Miyamoto

Title: Remotely monitoring network utilizing expression containing combination object and multiple independent objects
Patent Number: 7,437,453 Issued on 10/14/2008 to Xiang,   et al.

Title: System and method for collecting desired information for network transactions at the kernel level
Patent Number: 7,437,451 Issued on 10/14/2008 to Tang,   et al.

Title: Method and device for function selection of a control unit
Patent Number: 7,437,448 Issued on 10/14/2008 to Kohler,   et al.

Title: System and methods for host naming in a managed information environment
Patent Number: 7,437,445 Issued on 10/14/2008 to Roytman,   et al.

Title: Administering devices with domain state objects
Patent Number: 7,437,443 Issued on 10/14/2008 to Bodin,   et al.

Title: Using deltas for efficient policy distribution
Patent Number: 7,437,441 Issued on 10/14/2008 to Drew,   et al.

Title: Peer-to-peer networking framework application programming interfaces
Patent Number: 7,437,440 Issued on 10/14/2008 to Manion,   et al.

Title: System and method for the hybrid harvesting of information from peripheral devices
Patent Number: 7,437,439 Issued on 10/14/2008 to Hardcastle,   et al.

Title: System and method for energy efficient data prefetching
Patent Number: 7,437,438 Issued on 10/14/2008 to Mogul,   et al.

Title: Server, device, client, information processing method of server, information processing method of device, information processing method of client, information processing program, and memory me
Patent Number: 7,437,436 Issued on 10/14/2008 to Higuchi

Title: XML-based template language for devices and services
Patent Number: 7,437,434 Issued on 10/14/2008 to Zintel,   et al.

Title: Method for batch registration of integrated digital loop carrier subscriber using program loaded data of exchange, and element management system server for the same
Patent Number: 7,437,433 Issued on 10/14/2008 to Kang

Title: Client device configuration with configuration services providers
Patent Number: 7,437,432 Issued on 10/14/2008 to Bodin,   et al.

Title: Method for downloading an icon corresponding to a hierarchical directory structure from a directory service
Patent Number: 7,437,431 Issued on 10/14/2008 to San Andres,   et al.

Title: Network linking using index modulated on data
Patent Number: 7,437,430 Issued on 10/14/2008 to Rhoads

Title: Method and apparatus for bouncing electronic messages
Patent Number: 7,437,422 Issued on 10/14/2008 to Fuisz

Title: Polyoptimizing genetic algorithm for finding multiple solutions to problems
Patent Number: 7,437,336 Issued on 10/14/2008 to Grefenstette

Title: Method and system for providing an energy cost estimation for a water distribution network
Patent Number: 7,437,333 Issued on 10/14/2008 to Herrin,   et al.

Title: Mailing machine including methods and systems to reduce weighing errors when operating in a differential weighing mode
Patent Number: 7,437,332 Issued on 10/14/2008 to Jacobson,   et al.

Title: Point-of-sale activation of media device account
Patent Number: 7,437,329 Issued on 10/14/2008 to Graves

Title: Method and system for buyer centric dispute resolution in electronic payment system
Patent Number: 7,437,327 Issued on 10/14/2008 to Lam,   et al.

Title: Securities trading simulation
Patent Number: 7,437,326 Issued on 10/14/2008 to Slowik,   et al.

Title: System and method of tracking bill payment methods
Patent Number: 7,437,324 Issued on 10/14/2008 to Goodwin, III,   et al.

Title: Managing investment assets
Patent Number: 7,437,322 Issued on 10/14/2008 to McCracken,   et al.

Title: Process for organizing business and other contacts for multiple users
Patent Number: 7,437,320 Issued on 10/14/2008 to Davidson,   et al.

Title: Method for on-line parts ordering
Patent Number: 7,437,319 Issued on 10/14/2008 to Brownell

Title: Systems and methods for electronic off-line catalog
Patent Number: 7,437,318 Issued on 10/14/2008 to Yuen,   et al.

Title: Merchandise sales system for selling merchandise produced by printing image data on a printing medium
Patent Number: 7,437,315 Issued on 10/14/2008 to Myoki,   et al.

Title: Method and system for referencing trading agreements
Patent Number: 7,437,314 Issued on 10/14/2008 to Borenstein,   et al.

Title: Methods, computer-readable media, and apparatus for offering users a plurality of scenarios under which to conduct at least one primary transaction
Patent Number: 7,437,313 Issued on 10/14/2008 to Mussman

Title: Method for context personalized web browsing
Patent Number: 7,437,312 Issued on 10/14/2008 to Bhatia,   et al.

Title: Third party contract depository for E-commerce transactions
Patent Number: 7,437,310 Issued on 10/14/2008 to Dutta

Title: Talent management system and methods for reviewing and qualifying a workforce utilizing categorized and free-form text data
Patent Number: 7,437,309 Issued on 10/14/2008 to Magrino,   et al.

Title: Methods for estimating the seasonality of groups of similar items of commerce data sets based on historical sales date values and associated error information
Patent Number: 7,437,308 Issued on 10/14/2008 to Kumar,   et al.

Title: Method of relating multiple independent databases
Patent Number: 7,437,307 Issued on 10/14/2008 to Walsh,   et al.

Title: Customer buying pattern detection in customer relationship management systems
Patent Number: 7,437,306 Issued on 10/14/2008 to Bayer,   et al.

Title: System and method for project preparing a procurement and accounts payable system
Patent Number: 7,437,304 Issued on 10/14/2008 to Barnard,   et al.

Title: Method and system for implementing and tracking cost-saving measures in hospitals and compensating physicians
Patent Number: 7,437,303 Issued on 10/14/2008 to Werblin

Title: System for managing healthcare related information supporting operation of a healthcare enterprise
Patent Number: 7,437,302 Issued on 10/14/2008 to Haskell,   et al.

Title: Coding of stereo signals
Patent Number: 7,437,299 Issued on 10/14/2008 to Aarts,   et al.

Title: Systems and methods for predicting consequences of misinterpretation of user commands in automated systems
Patent Number: 7,437,297 Issued on 10/14/2008 to Chaar,   et al.

Title: Speech recognition dictionary creation apparatus and information search apparatus
Patent Number: 7,437,296 Issued on 10/14/2008 to Inoue,   et al.

Method for high efficiency audio amplifier Number:7,417,503 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Method for high efficiency audio amplifier

Abstract: The present invention introduces methods and circuits to amplify audio signals for driving speakers. An additional feedback circuit is added in an audio amplifier to couple the amplifier stage and output stage of the audio amplifier. The feedback circuit turned off as long as output voltages of the audio amplifier are not near saturation. The feedback circuit is turned on to reduce audible noises if output voltages of the audio amplifier are near saturation.

Patent Number: 7,417,503 Issued on 08/26/2008 to Xu,   et al.


Inventors: Xu; Peng (Santa Clara, CA), Chen; Wei (Campbell, CA), Moyer; James C. (San Jose, CA)
Assignee: Monolithic Power Systems, Inc. (San Jose, CA)
Appl. No.: 11/252,218
Filed: October 17, 2005


Related U.S. Patent Documents

Application NumberFiling DatePatent NumberIssue Date
60620149Oct., 2004

Current U.S. Class: 330/207A ; 330/251
Current International Class: H03F 3/217 (20060101)
Field of Search: 330/10,207A,251


References Cited [Referenced By]

U.S. Patent Documents
4354064 October 1982 Scott
5805020 September 1998 Danz et al.
5917369 June 1999 Nguyen
5945877 August 1999 Elango et al.
6420930 July 2002 Takagishi
6476673 November 2002 Takagishi
6489841 December 2002 Takagishi
7068103 June 2006 Lind
7113030 September 2006 Yang et al.
7142050 November 2006 Risbo
Primary Examiner: Pascal; Robert
Assistant Examiner: Nguyen; Hieu P
Attorney, Agent or Firm: Perkins Coie LLP Lu; Zhou

Claims



We claim:

1. A method of achieving a high proficiency audio amplifier having an amplifier control stage, a feedback circuit, and an output stage, comprising: providing an audio input signal; deriving a differential voltage signal from said input signal, and providing said differential signal to said output stage through said amplifier control stage; and turning on said feedback circuit that adjusts the closed loop gain of said amplifier control stage whenever either one of said differential voltage signal at said output stage is substantially near saturation.

2. The method in claim 1, wherein said feedback circuit comprises an adjustable-gain circuit that adjusts the closed-loop gain of said amplifier control stage if either one of said differential voltage signal is near saturation.

3. The method in claim 2 wherein said adjustable-gain circuit further comprises an adjustable-resistance circuit that is coupled between said amplifier control stage and said output stage and adjusts its resistance if either one of said differential voltage signal is near saturation.

4. The method in claim 3 wherein said adjustable resistance circuit further comprises a resistance circuit that only turns on if either one of said differential voltage signal is near saturation.

5. The method in claim 4 wherein said resistance circuit further comprises a resistor, and two back-to-back "Zener" diodes connected in series.

6. A method of achieving a high proficiency audio amplifier having an amplifier control stage, a feedback circuit, and an output stage, comprising: providing an audio input signal; deriving a differential voltage signal from said audio input signal through said amplifier control stage; filtering said differential voltage signal, and deriving a differential output signal through said output stage; and turning on said feedback circuit to adjust the closed loop gain of said amplifier control stage whenever either one of said differential output signal is substantially near saturation.

7. The method in claim 6 wherein said feedback circuit further comprises an adjustable-gain circuit that adjusts the closed-loop gain of said amplifier control stage if either one of said differential output signal is near saturation.

8. The method in claim 7 wherein said adjustable-gain circuit further comprises an adjustable-resistance circuit that is coupled between said amplifier control stage and said output stage and adjusts its resistance if either one of said differential output signal is near saturation.

9. The method in claim 8 wherein said adjustable resistance circuit further comprises a resistance circuit that only turns on if either one of said differential output signal is near saturation.

10. The method in claim 9 wherein said resistance circuit further comprises a resistor, and two back-to-back "Zener" diodes being connected in series.

11. A circuit, comprising: a differential amplifier control stage to receive an audio input signal and generate a differential voltage signal; an output stage to filter said differential voltage signal and produce a differential output voltage signal; and a feedback circuit, being coupled between said differential amplifier control stage and said output stage, wherein said feedback circuit further comprises an adjustable gain circuit that only turns on if either one of said differential output signal is near saturation.

12. The circuit in claim 11, wherein said adjustable-gain circuit adjusts the close-loop gain of said differential amplifier control stage if either one of said differential output signal is near saturation.

13. The circuit in claim 11 wherein said adjustable-gain circuit further comprises an adjustable-resistance circuit that adjusts its resistance if either one of said differential output signal is near saturation.

14. The circuit in claim 13 wherein said adjustable resistance circuit further comprises a resistance circuit that is coupled between said differential amplifier control stage and said output stage and only turns on if either one of said differential output signal is near saturation.

15. The circuit in claim 14, wherein said resistance circuit further comprises a resistor, and two back-to-back "Zener" diodes being connected in series.

16. The circuit in claim 11 wherein said feedback circuit turns on if either one of said differential voltage signal is near saturation.

17. The circuit in claim 16 wherein said feedback circuit comprises an adjustable-gain circuit that adjusts the closed-loop gain of said amplifier control stage if either one of said differential voltage signal is near saturation.

18. The circuit in claim 17 wherein said adjustable-gain circuit further comprises an adjustable-resistance circuit that adjusts its resistance if either one of said differential voltage signal is near saturation.

19. The circuit in claim 18 wherein said adjustable resistance circuit comprises a resistance circuit that is coupled between said differential amplifier control stage and said output stage and only turns on if either one of said differential voltage signal is near saturation.

20. The circuit in claim 19 wherein said resistance circuit comprises a resistor, and two back-to-back "Zener" diodes connected in series.

21. The method of claim 1 further comprising filtering said differential voltage signal and obtaining a differential output signal through said output stage.
Description



CROSS-REFERENCE TO RELATED APPLICATION

This application claims priority to U.S. provisional patent application Ser. No. 60/620,149, filed on Oct. 18, 2004, which is hereby incorporated herein by reference.

TECHNICAL FIELD

The present invention relates generally to audio signal processing, and in particular, relates to a system that includes a Class D amplifier for audio signal amplification and other audio signal processing.

BACKGROUND INFORMATION

Class-D audio amplifiers are often used for audio amplification because of their power efficiency. Typically, the Class D audio amplifier is operated in the switch mode with minimized internal power consumption. It produces a rectangular wave at the output stage that is filtered before delivered to a load. The filtered signal wave is an amplified version of the input signal wave. Class D audio amplifiers are usually used for high power applications. For low power applications, Class A/B amplifiers are still popular.

When the input audio signal exceeds the audio amplifier's linear range, the output of the amplifier saturates. Oscillations at the audible band are often observed when the amplifier enters the saturation condition and exits the saturation condition, as indicated in FIG. 3. This may result in the "clipping" of audible noises. This problem is more severe in the class D audio amplifier because the switching power supply can skip switching cycles due to the minimum on and off time constraints. If the power supply skips sufficient cycles, the effective operation frequency may enter the audible frequency range and induce unexpected audible noises.

There are several known methods to resolve the problem. The first method is to limit the amplitude of the input signal with a clamping circuit. However, without information on the audio source's output impedance, this may not be practical and can degrade the audio signal quality. The second method is to add an automatic gain control (AGC) pre-amplifier before the input of the class-D audio amplifier. This AGC pre-amplifier limits the input signal amplitude to prevent the output saturation, but the implementation is rather complex and adds a significant cost. The limitation may get more severe for low frequency audio signals. The third method is to add a high-pass filter to limit the minimum audio frequency passing into the class-D amplifier, but may not solve the problem completely.

Accordingly, more improvements are needed to reduce audio noise near saturation in the class D audio amplifier.

BRIEF DESCRIPTION OF DRAWINGS

The following figures illustrate embodiments of the invention. These figures and embodiments provide examples of the invention and they are non-limiting and non-exhaustive.

FIG. 1 shows simplified schematic diagram of a BTL Class D amplifier with proposed anti-saturation circuit.

FIG. 2 is an example of the invention in a bridge tied load (BTL) Class D amplifier.

FIG. 3 shows output waveforms with and without the invention in the BTL Class D amplifier.

DETAILED DESCRIPTION

Embodiments of a system and method that uses an audio amplifier and accompanying circuitry to achieve highly efficient audio signal amplification and other audio signal processes are described in detail herein. In the following description, some specific details, such as example circuits and example values for these circuit components, are included to provide a thorough understanding of embodiments of the invention. One skilled in relevant art will recognize, however, that the invention can be practiced without one or more specific details, or with other methods, components, materials, etc.

The following embodiments and aspects are illustrated in conjunction with systems, circuits, and methods that are meant to be exemplary and illustrative. In various embodiments, the above problem has been reduced or eliminated, while other embodiments are directed to other improvements.

The present invention relates to circuits and methods of high efficient audio signal amplification. Proposed circuits in an audio amplifier can detect output voltages in near saturation states, and adjust the close-loop gain of an amplifier control stage of the amplifier to prevent output voltages from "clipping" and remove audio signal oscillations near saturation.

FIG. 1 is an embodiment of a simplified system according to the invention. The system comprises an amplifier control stage, AA, and an output stage, OO.

In the amplifier control stage AA, an audio input signal is coupled to an input node, VN, through a resistor, R1. Ground is coupled to an input node, VP, through a resistor, R3. VN and VP are coupled by a capacitor, Cs. VN is the negative input terminal for a comparator, CMP1, and VN is also the positive input terminal for a comparator, CMP2. VP is the positive input terminal for CMP1, and VP is also the negative input terminal for CMP2. The output signal of CMP1 feeds back to VN through an adjustable resistor, R2. The output signal of CMP2 feeds back to VP through another adjustable resistor, R4.

The amplifier control stage and the output stage are coupled at nodes SW1 and SW2. In output stage, OO, a rectangular waveform at SW1 is filtered by an inductor, Lf1, and a capacitor, Cf1, being coupled to ground, and then delivered to an output node, OUT1. A rectangular waveform at SW2 is filtered by an inductor, Lf2, and a capacitor, Cf2, being coupled to ground, and then delivered to an output node, OUT2. The output stage OO further includes a speaker.

The output voltage of the system, the output voltage of CMP1, V.sub.out1, and the output voltage of CMP2, V.sub.out2, can be approximately expressed in the following equations:

Under conditions, R1=R3=R.sub.i, R2=R4=R.sub.f,

.times..times..times..times. ##EQU00001##

From Equations (4), the closed-loop gain of the amplifier is equal to (R.sub.f/R.sub.i). In one embodiment of this invention, both R2 and R4 are adjustable if the output voltages at OUT1 and OUT2 are near saturation. Hence, the closed-loop gain of the amplifier is adjustable if the output signals at OUT1 and OUT2 are near saturation.

An example of embodiments is shown in a bridge tied load (BTL) Class D amplifier of FIG. 2. The system comprises a class D amplifier circuit A, and an output stage, O.

In the circuit A, an input signal is coupled to a node X1 through a capacitor, C1, and a resistor R1. Ground is coupled to a node X2 through a capacitor, C2, and a resistor R2. The capacitor, C1, is introduced to block DC components of input signal. The nodes, X1 and X2, are coupled by a capacitor, C3. The signal at a node SW1 is fed back to X1 through a resistor, R9, connected to a grounded capacitor, C9, and through a resistor, R5. The signal at a node SW2 is fed back to X2 through a resistor, R10, connected to a grounded capacitor, C10, and through a resistor, R7.

In output stage, O, a rectangular waveform at SW1 is filtered by an inductor, L1, and a capacitor, C11, which is coupled to ground, and then delivered to an output node, OUT1+. A rectangular waveform at SW2 is filtered by an inductor, L2, and a capacitor, C12, which is coupled to ground, and then delivered to an output node, OUT1-. The output stage O is used to drive a load, such as a loudspeaker, SP1:A. A capacitor, C13, is connected in parallel with SP1:A and coupled between OUT1+ and OUT1-.

In the upper half of A, the voltage signal at OUT1+ is fed back to X1 through two back-to-back "Zener" diodes, Q1 and Q3, and a resistor, R6. And the minimum output voltage to turn on "Zener" diodes, Q1 and Q3 is |V1|. The feedback circuit through Q1, Q3, and R6 is cut off as long as the absolute value of output voltage at OUT1+ is less than |V1|. The close-loop gain of the amplifier A is equal to R.sub.f/R.sub.i. When the output voltage at OUT1+ exceeds V1 or less than -V1, Q1 and Q3 are turned on and the feedback circuit through Q1, Q3, and R6 is connected. The close-loop gain of the upper half of A is reduced to R.sub.f'/R.sub.i. R.sub.f' is the effective resistance of two parallel circuits. One of two parallel circuits is R5 and R9 in series with grounded C9. The other circuit is R6, Q1, and Q3 in series. R.sub.f' is less than either (R5+R9) or (R6+R.sub.Q1+R.sub.Q2). As a result, the close-loop gain of the upper half of A is reduced when the output voltage at OUT1+ exceeds V1 or less than -V1.

In the lower half of A, the voltage signal at OUT1- is fed back to X2 through two back-to-back "Zener" diodes, Q2 and Q4, and a resistor, R8. And the minimum output voltage to turn on "Zener" diodes, Q2 and Q4 is |V1|. The feedback circuit through Q2, Q4, and R8 is cut off as long as the absolute value of output voltage at OUT1- is less than |V1|. The close-loop gain of the lower half of A is also equal to R.sub.f/R.sub.i. When the output voltage at OUT1- exceeds V1 or less than--V1, Q2 and Q4 are turned on and the feedback circuit through Q2, Q4, and R8 is connected. The close-loop gain of the lower half of A is reduced to R.sub.f''/R.sub.i. R.sub.f'' is the effective resistance of two parallel circuits. One of two parallel circuits is R7 and R10 in series with grounded C10. The other circuit is R8, Q2, and Q4 in series. R.sub.f'' is less than either (R7+R10) or (R8+R.sub.Q2+R.sub.Q4). As a result, the close-loop gain of the lower half of A is reduced when the output voltage at OUT1- exceeds V1 or less than -V1. Thus, the circuit produces clean output voltages without low frequency oscillations.

In present invention, an additional feedback circuit is introduced between an amplifier circuit and an output stage. The feedback circuit couples input terminals of the amplifier circuit and either the output terminals of the amplifier circuit or the output terminals of the output stage. It is normally turned off as long as the absolute value of output voltages is less than a preset value, |V1|. When the value of output voltages are over |V1| or near saturation condition, it is turned on. Since the additional feedback circuit is in parallel with an existing feedback circuit, the effective resistance of the feedback circuit is reduced once the additional feedback circuit is turned on. Hence, the closed-loop gain of the amplifier circuit is reduced when output voltages are near saturation. Output voltages have less gain and become more curved when the values of output voltage are over |V1| or near saturation. As a result, audio noises are greatly reduced or eliminated when output signals are near saturation.

The description of the invention and its applications as set forth herein is illustrative and is not intended to limit the scope of the invention. Variations and modifications of the embodiments disclosed herein are possible, and practical alternatives to and equivalents of the various elements of the embodiments are known to those of ordinary skill in the art. Other variations and modifications of the embodiments disclosed herein may be made without departing from the scope and spirit of the invention.

*


Free Web Sudoku Puzzles.
Solve with your browser.
8 5     4        
      3          
1   7           5
  2 8     4   6  
9     6   3     4
  1   7     3 5  
4           7   9
          2      
        1     8 3
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!