Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Data packet queue handling method and system
Patent Number: 7,437,489 Issued on 10/14/2008 to Chen

Title: Interface for car-mounted devices
Patent Number: 7,437,488 Issued on 10/14/2008 to Ito,   et al.

Title: Storage medium array controller, a storage medium array apparatus, a storage medium drive, a method of controlling a storage medium array, and a signal-bearing medium embodying a program of a
Patent Number: 7,437,487 Issued on 10/14/2008 to Chikamichi

Title: Configurable measurement interface coupled to a front-end subsystem and a back-end subsystem for receiving a set of bootstrap information
Patent Number: 7,437,486 Issued on 10/14/2008 to Burch,   et al.

Title: Method and apparatus for synchronization of two computer systems
Patent Number: 7,437,485 Issued on 10/14/2008 to Kruglikov,   et al.

Title: Method for optimizing synchronization
Patent Number: 7,437,484 Issued on 10/14/2008 to Auriemma,   et al.

Title: System and method for transferring a compressed data file to a peripheral device
Patent Number: 7,437,483 Issued on 10/14/2008 to Goossen,   et al.

Title: Method and apparatus for facilitating client server communications over a network
Patent Number: 7,437,482 Issued on 10/14/2008 to Jungck

Title: Methods and apparatus for utilizing user software to communicate with network-resident services
Patent Number: 7,437,481 Issued on 10/14/2008 to Bond,   et al.

Title: Communication protocol for wireless data exchange via a packet transport based system
Patent Number: 7,437,480 Issued on 10/14/2008 to Oueslati,   et al.

Title: Position identifier management apparatus and method, mobile computer, and position identifier processing method
Patent Number: 7,437,479 Issued on 10/14/2008 to Ishiyama,   et al.

Title: Priority control device
Patent Number: 7,437,478 Issued on 10/14/2008 to Yokota,   et al.

Title: SCSI-based storage area network having a SCSI router that routes traffic between SCSI and IP networks
Patent Number: 7,437,477 Issued on 10/14/2008 to Kuik,   et al.

Title: Optimizing flooding of information in link-state routing protocol
Patent Number: 7,437,476 Issued on 10/14/2008 to Zinin,   et al.

Title: Method and apparatus for utilizing an audibly coded signal to conduct commerce over the internet
Patent Number: 7,437,475 Issued on 10/14/2008 to Philyaw

Title: Proxy-less packet routing between private and public address realms
Patent Number: 7,437,474 Issued on 10/14/2008 to Iyer,   et al.

Title: Packet switch and method thereof dependent on application content
Patent Number: 7,437,473 Issued on 10/14/2008 to Lu,   et al.

Title: Interactive broadband server system
Patent Number: 7,437,472 Issued on 10/14/2008 to Rose

Title: Intellectual asset protocol for defining data exchange rules and formats for universal intellectual asset documents, and systems, methods, and computer program products related to same
Patent Number: 7,437,471 Issued on 10/14/2008 to Hohmann,   et al.

Title: Tunneling IPv6 packets
Patent Number: 7,437,470 Issued on 10/14/2008 to Fernandes,   et al.

Title: Virtual network element framework and operating system for managing multi-service network equipment
Patent Number: 7,437,469 Issued on 10/14/2008 to Ellanti,   et al.

Title: Method and system for secure URL-based access control
Patent Number: 7,437,468 Issued on 10/14/2008 to Yamamoto,   et al.

Title: Printing system and method of setting same, information processing apparatus and storage medium
Patent Number: 7,437,467 Issued on 10/14/2008 to Kato

Title: Wire protocol for a media server system
Patent Number: 7,437,466 Issued on 10/14/2008 to Bolosky,   et al.

Title: Method of optimizing calls set up in a private telecommunication network including two subnetworks using the QSIG protocol and the session initialization protocol, respectively
Patent Number: 7,437,465 Issued on 10/14/2008 to Rousseau

Title: Systems and methods for providing asynchronous messaging
Patent Number: 7,437,464 Issued on 10/14/2008 to Xu,   et al.

Title: Method and means for providing scheduling for a videoconferencing network in a manner to ensure bandwidth
Patent Number: 7,437,463 Issued on 10/14/2008 to Valletutti,   et al.

Title: Method for zoning data storage network using SAS addressing
Patent Number: 7,437,462 Issued on 10/14/2008 to Marks,   et al.

Title: Load balancing apparatus and method
Patent Number: 7,437,461 Issued on 10/14/2008 to Sugizaki

Title: Service placement for enforcing performance and availability levels in a multi-node system
Patent Number: 7,437,460 Issued on 10/14/2008 to Chidambaran,   et al.

Title: Calculation of service performance grades in a multi-node environment that hosts the services
Patent Number: 7,437,459 Issued on 10/14/2008 to Chidambaran,   et al.

Title: Systems and methods for providing quality assurance
Patent Number: 7,437,458 Issued on 10/14/2008 to Stewart,   et al.

Title: Regulating concurrent logins associated with a single account
Patent Number: 7,437,457 Issued on 10/14/2008 to Eisendrath,   et al.

Title: Object reference generating device, object reference generating method and computer readable recording medium for recording an object reference generating program
Patent Number: 7,437,456 Issued on 10/14/2008 to Miyamoto

Title: Method for detecting a system condition
Patent Number: 7,437,455 Issued on 10/14/2008 to Hoffman,   et al.

Title: Low-impact method and apparatus for maintaining network access servers
Patent Number: 7,437,454 Issued on 10/14/2008 to Chebrolu

Title: Remotely monitoring network utilizing expression containing combination object and multiple independent objects
Patent Number: 7,437,453 Issued on 10/14/2008 to Xiang,   et al.

Title: Method and system for monitoring network connected devices with multiple protocols
Patent Number: 7,437,452 Issued on 10/14/2008 to Motoyama

Title: System and method for collecting desired information for network transactions at the kernel level
Patent Number: 7,437,451 Issued on 10/14/2008 to Tang,   et al.

Title: End-to-end performance tool and method for monitoring electronic-commerce transactions
Patent Number: 7,437,450 Issued on 10/14/2008 to Gore,   et al.

Title: System, device, and method for managing service level agreements in an optical communication system
Patent Number: 7,437,449 Issued on 10/14/2008 to Monga,   et al.

Title: Method and device for function selection of a control unit
Patent Number: 7,437,448 Issued on 10/14/2008 to Kohler,   et al.

Title: Method and system for authenticating a requestor without providing a key
Patent Number: 7,437,447 Issued on 10/14/2008 to Brey,   et al.

Title: System and methods for host naming in a managed information environment
Patent Number: 7,437,445 Issued on 10/14/2008 to Roytman,   et al.

Title: Administering devices with domain state objects
Patent Number: 7,437,443 Issued on 10/14/2008 to Bodin,   et al.

Title: Network data transfer method
Patent Number: 7,437,442 Issued on 10/14/2008 to Ashiya

Title: Using deltas for efficient policy distribution
Patent Number: 7,437,441 Issued on 10/14/2008 to Drew,   et al.

Title: Peer-to-peer networking framework application programming interfaces
Patent Number: 7,437,440 Issued on 10/14/2008 to Manion,   et al.

Title: System and method for the hybrid harvesting of information from peripheral devices
Patent Number: 7,437,439 Issued on 10/14/2008 to Hardcastle,   et al.

Title: System and method for energy efficient data prefetching
Patent Number: 7,437,438 Issued on 10/14/2008 to Mogul,   et al.

Title: Server, device, client, information processing method of server, information processing method of device, information processing method of client, information processing program, and memory me
Patent Number: 7,437,436 Issued on 10/14/2008 to Higuchi

Title: Automatically setting method and related system
Patent Number: 7,437,435 Issued on 10/14/2008 to Wang,   et al.

Title: XML-based template language for devices and services
Patent Number: 7,437,434 Issued on 10/14/2008 to Zintel,   et al.

Title: Method for batch registration of integrated digital loop carrier subscriber using program loaded data of exchange, and element management system server for the same
Patent Number: 7,437,433 Issued on 10/14/2008 to Kang

Title: Client device configuration with configuration services providers
Patent Number: 7,437,432 Issued on 10/14/2008 to Bodin,   et al.

Title: Method for downloading an icon corresponding to a hierarchical directory structure from a directory service
Patent Number: 7,437,431 Issued on 10/14/2008 to San Andres,   et al.

Title: Network linking using index modulated on data
Patent Number: 7,437,430 Issued on 10/14/2008 to Rhoads

Title: System and method for providing transparent access to distributed authoring and versioning files including encrypted files
Patent Number: 7,437,429 Issued on 10/14/2008 to Pardikar,   et al.

Title: System and method for monitoring cluster partner boot status over a cluster interconnect
Patent Number: 7,437,423 Issued on 10/14/2008 to Gole

Title: Method and apparatus for bouncing electronic messages
Patent Number: 7,437,422 Issued on 10/14/2008 to Fuisz

Title: Intuitive and reliable control of operator inputs in software components
Patent Number: 7,437,337 Issued on 10/14/2008 to Kruger,   et al.

Title: Polyoptimizing genetic algorithm for finding multiple solutions to problems
Patent Number: 7,437,336 Issued on 10/14/2008 to Grefenstette

Title: Method and system for constructing cognitive programs
Patent Number: 7,437,335 Issued on 10/14/2008 to Baum

Title: Method and system for providing an energy cost estimation for a water distribution network
Patent Number: 7,437,333 Issued on 10/14/2008 to Herrin,   et al.

Title: Mailing machine including methods and systems to reduce weighing errors when operating in a differential weighing mode
Patent Number: 7,437,332 Issued on 10/14/2008 to Jacobson,   et al.

Title: System and method for categorizing transactions
Patent Number: 7,437,330 Issued on 10/14/2008 to Robinson,   et al.

Title: Point-of-sale activation of media device account
Patent Number: 7,437,329 Issued on 10/14/2008 to Graves

Title: Method and system for buyer centric dispute resolution in electronic payment system
Patent Number: 7,437,327 Issued on 10/14/2008 to Lam,   et al.

Title: Securities trading simulation
Patent Number: 7,437,326 Issued on 10/14/2008 to Slowik,   et al.

Title: System and method of tracking bill payment methods
Patent Number: 7,437,324 Issued on 10/14/2008 to Goodwin, III,   et al.

Title: Managing investment assets
Patent Number: 7,437,322 Issued on 10/14/2008 to McCracken,   et al.

Title: Product design system and method
Patent Number: 7,437,321 Issued on 10/14/2008 to Hanechak

Title: Process for organizing business and other contacts for multiple users
Patent Number: 7,437,320 Issued on 10/14/2008 to Davidson,   et al.

Title: Method for on-line parts ordering
Patent Number: 7,437,319 Issued on 10/14/2008 to Brownell

Title: Systems and methods for electronic off-line catalog
Patent Number: 7,437,318 Issued on 10/14/2008 to Yuen,   et al.

Method for measuring bonding quality of bonded substrates, metrology apparatus, and method of producing a device from a bonded substrate Number:7,410,880 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Method for measuring bonding quality of bonded substrates, metrology apparatus, and method of producing a device from a bonded substrate

Abstract: In a method for measuring the bonding quality of bonded substrates, such as bonded SOI wafers, a plurality of marks are created at a first side of a top substrate after, or before, the bonding of the top substrate onto a bottom substrate. Then, the positions of the plurality of marks are measured using a metrology tool. Next, for each of the marks, a difference between a measured position and an expected position is calculated. These differences can be used to determine delamination between the top substrate and the bottom substrate. By displaying a vector field representing the differences, and by not showing vectors that exceed a certain threshold, the delamination areas can be made visible.

Patent Number: 7,410,880 Issued on 08/12/2008 to Best,   et al.


Inventors: Best; Keith Frank (Prunedale, CA), Consolini; Joseph J. (Costa Mesa, CA), Friz; Alexander (San Jose, CA)
Assignee: ASML Netherlands B.V. (Veldhoven, NL)
Appl. No.: 11/020,554
Filed: December 27, 2004


Current U.S. Class: 438/401 ; 356/399; 438/457
Current International Class: H01L 21/76 (20060101)
Field of Search: 438/14,406,455,401,457 356/399-402


References Cited [Referenced By]

U.S. Patent Documents
4774196 September 1988 Blanchard
4883215 November 1989 Goesele et al.
5118953 June 1992 Ota et al.
5361132 November 1994 Farn
6768539 July 2004 Gui et al.
6844244 January 2005 Best et al.
Foreign Patent Documents
195 25 769 Aug., 1996 DE
195 25 770 Aug., 1996 DE
526578 Mar., 2002 TW

Other References

Martin A. Schmidt, "Wafer-to-Wafer Bonding for Microstructure Formation", Proceedingsof the IEEE, vol. 86, No. 8, pp. 1575-1585 (Aug. 1998) XP-000848427. cited by other .
A. C. Gracias et al., "Photoacoustic imaging of voids in direct wafer bonding", Review of Scientific Instruments, American Instutute of Physics, vol. 71, No. 4 pp. 1869-1872 (Apr. 2000) XP012038250. cited by other .
Akira USAMI et al., "Contactless Evaluation Using a Laser/Microwave Method for the Silicon-on-Insulator Made by Wafer Bonding", IEICE Transactions on Electronics, Electronics Society, vol. E75-C, No. 9 pp. 1043-1048 (Sep. 1992) XP000322429. cited by other .
European Search Report issued in EP 05 11 2290 dated Mar. 24, 2006. cited by other .
ROC (Taiwan) Search Report issued in TW No. 094146565 dated Mar. 20, 2007. cited by other.

Primary Examiner: Coleman; W. David
Assistant Examiner: Nguyen; Khiem D
Attorney, Agent or Firm: Pillsbury Winthrop Shaw Pittman LLP

Claims



What is claimed is:

1. A method of measuring bonding quality of a bonded substrate having a top substrate on top of a bottom substrate, the method comprising: creating a plurality of marks at a first side of the top substrate; bonding the top substrate onto the bottom substrate to form the bonded substrate; measuring positions of the plurality of marks; calculating for each of the plurality of marks, a difference between a measured position and an expected position; and determining delamination areas at an interface between the top substrate and the bottom substrate using the calculated difference.

2. A method according to claim 1, wherein the first side of the top substrate is facing the bottom substrate after bonding and wherein the plurality of marks are created before the top substrate and the bottom substrate are bonded.

3. A method according to claim 1, wherein the first side of the top substrate is a top surface of the top substrate that is not facing the bottom substrate after bonding, and wherein the plurality of marks are created after the top substrate and the bottom substrate are bonded.

4. A method according to claim 3, further comprising: providing a resist layer on top of the bonded substrate; and creating the plurality of marks in the resist layer.

5. A method according to claim 1, wherein at least one global alignment mark is arranged at the interface between the top substrate and the bottom substrate, the at least global alignment mark being used to align the bonded substrate to a nominal grid.

6. A method according to claim 1, further comprising constructing a vector field, the vector field comprising vectors corresponding to the calculated differences between the measured positions and the expected positions of each of the marks.

7. A method according to claim 6, wherein determining delamination areas comprises determining which vectors have a magnitude exceeding a threshold value.

8. A method of producing a device from a bonded substrate having a top substrate on top of a bottom substrate, the method comprising: creating a plurality of marks at a first side of the top substrate; bonding the top substrate onto the bottom substrate to form the bonded substrate; measuring positions of the plurality of marks; calculating for each of the plurality of marks, a difference between a measured position and an expected position; determining delamination areas at an interface between the top substrate and the bottom substrate using the calculated difference; determining whether the bonded substrate meets a predetermined quality criteria, and if not, rejecting the bonded substrate, and if so, projecting a patterned beam of radiation onto a target portion of the bonded substrate.

9. A method according to claim 8, wherein the first side of the top substrate is facing the bottom substrate after bonding and wherein the plurality of marks are created before the top substrate and the bottom substrate are bonded.

10. A method according to claim 8, wherein the first side of the top substrate is a top surface of the top substrate that is not facing the bottom substrate after bonding and wherein the plurality of marks are created after the top substrate and the bottom substrate are bonded.

11. A method according to claim 10, further comprising: providing a resist layer on top of the bonded substrate; and creating the plurality of marks in the resist layer.

12. A method according to claim 8, wherein at least one global alignment mark is arranged at the interface between the top substrate and the bottom substrate, the at least global alignment mark being used to align the bonded substrate to a nominal grid.

13. A method according to claim 8, further comprising constructing a vector field, the vector field comprising vectors corresponding to the calculated differences between the measured positions and the expected positions of each of the marks.

14. A method according to claim 13, wherein determining delamination areas comprises determining which vectors have a magnitude exceeding a threshold value.
Description



BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a method for measuring bonding quality of bonded substrates, a metrology apparatus, and a device manufacturing method.

2. Description of the Related Art

In a lithographic manufacturing process, a lithographic apparatus applies a desired pattern onto a substrate, usually onto a target portion of the substrate. A lithographic apparatus can be used, for example, in the manufacture of integrated circuits (ICs). In that instance, a patterning device, which is alternatively referred to as a mask or a reticle, may be used to generate a circuit pattern to be formed on an individual layer of the IC. This pattern can be transferred onto a target portion (e.g. including part of, one, or several dies) on a substrate (e.g. a silicon wafer). Transfer of the pattern is typically via imaging onto a layer of radiation-sensitive material (resist) provided on the substrate. In general, a single substrate will contain a network of adjacent target portions that are successively patterned. Known lithographic apparatus include steppers, in which each target portion is irradiated by exposing an entire pattern onto the target portion at one time, and scanners, in which each target portion is irradiated by scanning the pattern through a radiation beam in a given direction (the "scanning" direction) while synchronously scanning the substrate parallel or anti-parallel to this direction. It is also possible to transfer the pattern from the patterning device to the substrate by imprinting the pattern onto the substrate.

In the manufacture of Micro Electronic Mechanical Systems (MEMS), a substrate including mechanical devices, here referred to as top substrate, is bonded on top of a substrate including electronic devices, referred to as bottom substrate. Both the bottom as well as the top substrate may be Silicon On Insulator (SOI) substrates. Currently, SOI substrate bonding technology is used at the manufacture of those substrates. Either qualitative infrared (IR) systems or surface flatness systems are used to assess the substrate bonding quality in order to test for de-lamination. Both of these methods are expensive, and in most cases they are qualitative rather than quantitative.

SUMMARY OF THE INVENTION

It is an aspect of the present invention to provide a method of measuring the bonding quality of bonded substrates which is less expensive than the known methods.

According to an embodiment of the present invention, a method of measuring bonding quality of a bonded substrate having a top substrate on top of a bottom substrate includes creating a plurality of marks at a first side of the top substrate; bonding the top substrate onto the bottom substrate to form the bonded substrate; measuring positions of the plurality of marks; calculating, for each of the plurality of marks, a difference between a measured position and an expected position; determining delamination areas at an interface between the top substrate and the bottom substrate using the calculated differences.

According to another embodiment of the present invention, a method of producing an integrated device from a bonded substrate having a top substrate on top of a bottom substrate includes creating a plurality of marks at a first side of the top substrate; bonding the top substrate onto the bottom substrate to form the bonded substrate; measuring positions of the plurality of marks; calculating, for each of the plurality of marks, a difference between a measured position and an expected position; determining delamination areas at an interface between the top substrate and the bottom substrate using the calculated differences; determining whether the bonded substrate meets a predetermined quality criteria, and if not, rejecting the bonded substrate, and if so, projecting a patterned beam of radiation onto a target portion of the bonded substrate.

According to another embodiment of the present invention, a metrology apparatus includes a measuring unit configured to measure a position of a plurality of marks on a bonded substrate, the bonded substrate including a top substrate on top of a bottom substrate, and a processing unit configured to calculate, for each of the plurality of marks, a difference between a measured position and an expected position, the processing unit also being configured to determine delamination areas at an interface between the top substrate and the bottom substrate using the calculated differences.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the present invention will now be described, by way of example only, with reference to the accompanying schematic drawings in which corresponding reference symbols indicate corresponding parts, and in which:

FIG. 1 depicts a lithographic apparatus according to an embodiment of the present invention that can be used to expose substrates, e.g., bonded substrates;

FIG. 2 depicts an example of cross sections of a bottom and a top substrate;

FIG. 3 is a top view of the top substrate before bonding;

FIG. 4 is a cross section of a bonded substrate before etching/polishing;

FIG. 5 is a cross section of the bonded substrate of FIG. 4 after etching;

FIG. 6 is a detailed cross section of the interface of the bonded substrate of FIG. 5;

FIG. 7 schematically depicts a diagram of a metrology apparatus according to an embodiment of the present invention;

FIG. 8 depicts a vector field resulting from measurement of the marks present on the bonded substrate of FIG. 5.

FIG. 9 is a cross section of a bonded substrate manufactured according to a method according to another embodiment of the invention;

FIG. 10 is a detailed cross section of the interface of the bonded substrate of FIG. 9.

DETAILED DESCRIPTION

FIG. 1 schematically depicts a lithographic apparatus as can be used to expose substrates, e.g., bonded substrates. The apparatus includes an illumination system (illuminator) IL configured to condition a radiation beam B (e.g. UV radiation). A support (e.g. a mask table) MT is configured to support a patterning device (e.g. a mask) MA and is connected to a first positioning device PM configured to accurately position the patterning device in accordance with certain parameters. A substrate table (e.g. a wafer table) WT is configured to hold a substrate (e.g. a resist-coated wafer) W and is connected to a second positioning device PW configured to accurately position the substrate in accordance with certain parameters. A projection system (e.g. a refractive projection lens system) PS is configured to project the radiation beam B patterned by patterning device MA onto a target portion C (e.g. including one or more dies) of the substrate W.

The illumination system may include various types of optical components, such as refractive, reflective, magnetic, electromagnetic, electrostatic or other types of optical components, or any combination thereof, to direct, shape, and/or control radiation.

The support supports, e.g. bears the weight of, the patterning device. It holds the patterning device in a manner that depends on the orientation of the patterning device, the design of the lithographic apparatus, and other conditions, for example whether or not the patterning device is held in a vacuum environment. The support can use mechanical, vacuum, electrostatic or other clamping techniques to hold the patterning device. The support may be a frame or a table, for example, which may be fixed or movable as required. The support may ensure that the patterning device is at a desired position, for example with respect to the projection system. Any use of the terms "reticle" or "mask" herein may be considered synonymous with the more general term "patterning device."

The term "patterning device" used herein should be broadly interpreted as referring to any device that can be used to impart a radiation beam with a pattern in its cross-section such as to create a pattern in a target portion of the substrate. It should be noted that the pattern imparted to the radiation beam may not exactly correspond to the desired pattern in the target portion of the substrate, for example if the pattern includes phase-shifting features or so called assist features. Generally, the pattern imparted to the radiation beam will correspond to a particular functional layer in a device being created in the target portion, such as an integrated circuit.

The patterning device may be transmissive or reflective. Examples of patterning devices include masks, programmable mirror arrays, and programmable LCD panels. Masks are well known in lithography, and include mask types such as binary, alternating phase-shift, and attenuated phase-shift, as well as various hybrid mask types. An example of a programmable mirror array employs a matrix arrangement of small mirrors, each of which can be individually tilted so as to reflect an incoming radiation beam in different directions. The tilted mirrors impart a pattern in a radiation beam which is reflected by the mirror matrix.

The term "projection system" used herein should be broadly interpreted as encompassing any type of projection system, including refractive, reflective, catadioptric, magnetic, electromagnetic and electrostatic optical systems, or any combination thereof, as appropriate for the exposure radiation being used, or for other factors such as the use of an immersion liquid or the use of a vacuum. Any use of the term "projection lens" herein may be considered as synonymous with the more general term "projection system".

As here depicted, the apparatus is of a transmissive type (e.g. employing a transmissive mask). Alternatively, the apparatus may be of a reflective type (e.g. employing a programmable mirror array of a type as referred to above, or employing a reflective mask).

The lithographic apparatus may be of a type having two (dual stage) or more substrate tables (and/or two or more mask tables). In such "multiple stage" machines the additional tables may be used in parallel, or preparatory steps may be carried out on one or more tables while one or more other tables are being used for exposure.

The lithographic apparatus may also be of a type wherein at least a portion of the substrate may be covered by a liquid having a relatively high refractive index, e.g. water, so as to fill a space between the projection system and the substrate. An immersion liquid may also be applied to other spaces in the lithographic apparatus, for example, between the mask and the projection system. Immersion techniques are well known in the art for increasing the numerical aperture of projection systems. The term "immersion" as used herein does not mean that a structure, such as a substrate, must be submerged in liquid, but rather only means that liquid is located, for example, between the projection system and the substrate during exposure.

Referring to FIG. 1, the illuminator IL receives radiation from a radiation source SO. The source and the lithographic apparatus may be separate entities, for example when the source is an excimer laser. In such cases, the source is not considered to form part of the lithographic apparatus and the radiation is passed from the source SO to the illuminator IL with the aid of a beam delivery system BD including, for example, suitable directing mirrors and/or a beam expander. In other cases the source may be an integral part of the lithographic apparatus, for example when the source is a mercury lamp. The source SO and the illuminator IL, together with the beam delivery system BD if required, may be referred to as a radiation system.

The illuminator IL may include an adjusting device AD configured to adjust the angular intensity distribution of the radiation beam. Generally, at least the outer and/or inner radial extent (commonly referred to as .sigma.-outer and .sigma.-inner, respectively) of the intensity distribution in a pupil plane of the illuminator can be adjusted. In addition, the illuminator IL may include various other components, such as an integrator IN and a condenser CO. The illuminator may be used to condition the radiation beam, to have a desired uniformity and intensity distribution in its cross-section.

The radiation beam B is incident on the patterning device (e.g., mask MA), which is held on the support (e.g., mask table MT), and is patterned by the patterning device. Having traversed the mask MA, the radiation beam B passes through the projection system PS, which projects the beam onto a target portion C of the substrate W. With the aid of the second positioning device PW and position sensor IF (e.g. an interferometric device, linear encoder or capacitive sensor), the substrate table WT can be moved accurately, e.g. so as to position different target portions C in the path of the radiation beam B. Similarly, the first positioning device PM and another position sensor (which is not explicitly depicted in FIG. 1 but may be an interferometric device, linear encoder or capacitive sensor) can be used to accurately position the mask MA with respect to the path of the radiation beam B, e.g. after mechanical retrieval from a mask library, or during a scan. In general, movement of the mask table MT may be realized with the aid of a long-stroke module (coarse positioning) and a short-stroke module (fine positioning), which form part of the first positioning device PM. Similarly, movement of the substrate table WT may be realized using a long-stroke module and a short-stroke module, which form part of the second positioning device PW. In the case of a stepper (as opposed to a scanner) the mask table MT may be connected to a short-stroke actuator only, or may be fixed. Mask MA and substrate W may be aligned using mask alignment marks M1, M2 and substrate alignment marks P1, P2. Although the substrate alignment marks as illustrated occupy dedicated target portions, they may be located in spaces between target portions (these are known as scribe-lane alignment marks). Similarly, in situations in which more than one die is provided on the mask MA, the mask alignment marks may be located between the dies.

The depicted apparatus could be used in at least one of the following modes:

1. In step mode, the mask table MT and the substrate table WT are kept essentially stationary, while an entire pattern imparted to the radiation beam is projected onto a target portion C at one time (i.e. a single static exposure). The substrate table WT is then shifted in the X and/or Y direction so that a different target portion C can be exposed. In step mode, the maximum size of the exposure field limits the size of the target portion C imaged in a single static exposure. 2. In scan mode, the mask table MT and the substrate table WT are scanned synchronously while a pattern imparted to the radiation beam is projected onto a target portion C (i.e. a single dynamic exposure). The velocity and direction of the substrate table WT relative to the mask table MT may be determined by the (de-)magnification and image reversal characteristics of the projection system PS. In scan mode, the maximum size of the exposure field limits the width (in the non-scanning direction) of the target portion in a single dynamic exposure, whereas the length of the scanning motion determines the height (in the scanning direction) of the target portion. 3. In another mode, the mask table MT is kept essentially stationary holding a programmable patterning device, and the substrate table WT is moved or scanned while a pattern imparted to the radiation beam is projected onto a target portion C. In this mode, generally a pulsed radiation source is employed and the programmable patterning device is updated as required after each movement of the substrate table WT or in between successive radiation pulses during a scan. This mode of operation can be readily applied to maskless lithography that utilizes programmable patterning device, such as a programmable mirror array of a type as referred to above.

Combinations and/or variations on the above described modes of use or entirely different modes of use may also be employed.

The principle of the measuring method according to the invention will be explained with reference to FIGS. 2-10. FIG. 2 depicts a cross section of a first substrate 1, referred to as bottom substrate, and a second substrate 2, referred to as top substrate. In this example, the bottom substrate 1 includes a device layer 5, which may be a Si-layer including micro electronic devices, and a second layer 7, which may be a Low Temperature Oxide (LTO) layer including several vias 9. Both the bottom substrate 1 as well as the top substrate 2 may be SOI substrates. In this example, the top substrate 2 includes a first Si-layer 11, a SiO.sub.2-layer 13 and a second Si-layer 15. According to an embodiment of the invention, a plurality of marks 17 are manufactured at the surface of the second Si-layer 15 before the top substrate 2 is bonded to the bottom substrate 1. The marks 17 may be manufactured using known lithographic techniques. Besides the marks 17, two global alignment marks 19, 20 are created at the surface of the second Si-layer 17. FIG. 3 is a top view of the top substrate 2 before bonding.

FIG. 3 depicts a possible arrangement of the marks 17. To obtain the arrangement of the marks 17 shown in FIG. 3, the top substrate 2 is exposed with a simple overlay pattern e.g. an 11.times.11 array of marks covering the illumination field of an exposure tool. This pattern is exposed to cover as much of the substrate surface as possible by reducing the step size so that each of the exposure fields butts together. The marks 17 can be manufactured on a regular grid (i.e. two-dimensional array), but other configurations are possible. The global alignment marks 19, 20 are positioned at the edge of the substrate 2, but other configurations are possible. The number of global alignment marks 19, 20 may vary.

In an embodiment of the present invention, a next action is to bond the bottom substrate 1 to the top substrate 2. This can be done using well known techniques such as low temperature anodic bonding. FIG. 4 shows a cross section of a bonded substrate 22. The top substrate 2 is placed on top of the bottom substrate 1 in such a way that the second Si-layer 15 is facing the second layer 7 of the bottom substrate 1 at an interface 24. Next, both the first Si-layer 11 and the SiO.sub.2-layer 13 are removed using common etching and/or polishing techniques. FIG. 5 is a cross section of the bonded substrate 22 of FIG. 4 after the removal of the first Si-layer 11 and the SiO.sub.2-layer 13. It is referred to as clean bonded substrate 25. The clean bonded substrate 25 is aligned using the global alignment marks 19, 20. The global alignment marks are arranged at the interface 24 but since the second Si-layer 15 is very thin, for example 4 .mu.m, the global alignment marks 19, 20 can be detected from above through second Si-layer 15. This means no clear-out windows are required for aligning the clean bonded substrate 25.

FIG. 6 is a detailed cross section of part of the clean bonded substrate 25 near the interface 24. At the interface 24 de-lamination may occur. Due to such de-lamination at the interface 24, a cavity 27 may arise. In FIG. 6, it is clear to see that some of the marks 17 are not in contact with the bottom substrate 1, i.e. with the second layer 7. It is noted that for reasons of clarity, the amount of de-lamination is exaggerated as compared to an actual de-lamination.

After the manufacture of the clean bonded substrate 25, the clean bonded substrate 25 is placed into a metrology apparatus for measurement purposes. FIG. 7 schematically depicts a diagram of a metrology apparatus 30 according to an embodiment of the present invention. The metrology apparatus 30 includes a table 32 on which the clean bonded substrate 25 is placed. The metrology apparatus 30 further includes a processor 36 and a measuring unit 34 configured to measure a position of the marks 17 on the clean bonded substrate 25. The table 32 can be moved with respect to the measuring unit 34. In an embodiment, the clean bonded substrate 25 includes global alignment marks 19, 20, which are used to align the clean bonded substrate 25 with respect to a `nominal grid`. The nominal grid is defined as a two-dimensional coordinate system including an array (i.e. grid) of points. Once the clean bonded substrate 25 is aligned, the positions of the marks 17 are determined with respect to the nominal grid. The processing unit 36 is arranged to receive measurement data from the measuring unit 34 and is arranged to calculate for each of the marks 17, a difference between a measured position and an expected position. The expected position of a mark 17 is that position where the particular mark 17 would have been measured in the case of no de-lamination. Due to de-lamination at particular areas, marks at those areas are moved away from the interface 24. Thus, marks 17 present in such an area are moved in a direction substantially perpendicular to a plane of the interface 24, i.e. they all have moved in a Z-direction, the Z-direction being defined as that direction which is perpendicular to the plane of the interface 24. It is noted that the interface 24 may not be exactly parallel to the surface of the table 32. The present invention is partly based on the insight that the marks 17 which moved away from the interface are not only moved in the Z-direction, but most of them are also moved in a planar direction perpendicular to the Z-direction. In other words, the marks are moved in an X and/or Y direction. By measuring the position of the marks 17, and comparing the measured position to the expected positions, for each mark 17 a vector can be construed indicating a change in position. The construction of a vector field is done by the processing unit 36. The processing unit 36 is also arranged to determine de-lamination areas using the vector field. The de-lamination areas can be found by looking at the magnitude of the respective vectors. If in a particular area the vectors exceed a certain threshold, that area is most likely to be a de-lamination area.

FIG. 8 depicts an example of a vector field resulting from measurement of the marks 17 present on the clean bonded substrate 25. The marks 17 are arranged in a regular grid and grouped in exposure fields. The exposure fields are butt together as to cover as much of the area of the clean bonded substrate 25. The small vectors shown in FIG. 8 indicate the small displacements of the marks 17. Note that even unmoved marks are depicted as vectors, but these vectors do not have tails. According to an embodiment, the processor 36 is arranged to determine de-lamination areas defined as areas in which the displacement vectors exceed a certain threshold value. By displaying the vector field on a display or on paper, the de-lamination areas can be shown to a user. By investigating the vector fields, the user can determine the bonding quality of the clean bonded substrate 25. Alternatively, the processor 36 is arranged to determine the bonding quality without interference of a user, i.e., by comparing the displacement vectors of the vector fields with a predetermined threshold and by calculating areas in which the vectors exceed the predefined threshold.

In another embodiment of the invention, the marks are created after the top substrate and the bottom substrate are bonded. FIG. 9 depicts a cross section of another bonded substrate 50 having an interface 54. On top of the bonded substrate 50, top marks 51 are created using a lithographic apparatus as shown in FIG. 1. In an embodiment, the top marks 51 are created in a resist layer 52 which is put on top of the bonded substrate 51 after the bonded substrate 50 is cleaned. FIG. 10 depicts a detailed cross section of the interface 54 of the bonded substrate of FIG. 9. In order to develop the resist layer 52, the bonded substrate 51 must be placed in an oven. During the baking process, the de-lamination at the interface, already present after bonding, will continue. This results in a displacement of the top marks 51. As was explained above, the displacement of the top marks 51 will result in planar movements of the top marks 51. These planar movements can be measured by the metrology apparatus 30 shown in FIG. 7. Since in this embodiment, there are no marks at the interface 54, which will most certainly harm the quality of a MEMS, this embodiment of the bonding quality measuring method is not only suitable for pure evaluation tests, but also during the real production of substrates.

In a further embodiment of the present invention, a method of producing a device, such as a MEMS, is provided wherein the device is produced from a bonded substrate. The bonding quality of the bonded substrate is first determined using the method as described above. Then, it is checked whether the bonded substrate meets a predetermined quality criteria. If not, the bonded substrate is rejected. If the criteria is met, the bonded substrate is transported to a lithographic apparatus, such as the apparatus shown in FIG. 1. The bonded substrate is then exposed in the lithographic apparatus in order to manufacture the device.

Although specific reference may be made in this text to the use of lithographic apparatus in the manufacture of ICs, it should be appreciated that the lithographic apparatus described herein may have other applications, such as the manufacture of integrated optical systems, guidance and detection patterns for magnetic domain memories, flat-panel displays, liquid-crystal displays (LCDs), thin-film magnetic heads, etc. It should be appreciated that, in the context of such alternative applications, any use of the terms "wafer" or "die" herein may be considered as synonymous with the more general terms "substrate" or "target portion", respectively. The substrate referred to herein may be processed, before or after exposure, in for example a track (a tool that typically applies a layer of resist to a substrate and develops the exposed resist), a metrology tool and/or an inspection tool. Where applicable, the disclosure herein may be applied to such and other substrate processing tools. Further, the substrate may be processed more than once, for example in order to create a multi-layer IC, so that the term substrate used herein may also refer to a substrate that already contains multiple processed layers.

Although specific reference may have been made above to the use of embodiments of the present invention in the context of optical lithography, it should be appreciated that the present invention may be used in other applications, for example imprint lithography, and where the context allows, is not limited to optical lithography. In imprint lithography a topography in a patterning device defines the pattern created on a substrate. The topography of the patterning device may be pressed into a layer of resist supplied to the substrate whereupon the resist is cured by applying electromagnetic radiation, heat, pressure or a combination thereof. The patterning device is moved out of the resist leaving a pattern in it after the resist is cured.

The terms "radiation" and "beam" used herein encompass all types of electromagnetic radiation, including ultraviolet (UV) radiation (e.g. having a wavelength of or about 365, 248, 193, 157 or 126 nm) and extreme ultra-violet (EUV) radiation (e.g. having a wavelength in the range of 5-20 nm), as well as particle beams, such as ion beams or electron beams.

The term "lens", where the context allows, may refer to any one or combination of various types of optical components, including refractive, reflective, magnetic, electromagnetic and electrostatic optical components.

While specific embodiments of the present invention have been described above, it will be appreciated that the present invention may be practiced otherwise than as described. For example, the present invention may take the form of a computer program containing one or more sequences of machine-readable instructions that are executable to instruct an apparatus to perform a method as disclosed above, or a data storage medium (e.g. semiconductor memory, magnetic or optical disk) having such a computer program stored therein.

The descriptions above are intended to be illustrative, not limiting. Thus, it will be apparent to one skilled in the art that modifications may be made to the present invention as described without departing from the scope of the claims set out below.

*


Free Web Sudoku Puzzles.
Solve with your browser.
    6 5       9  
4     2   1   7 8
8 3              
          3      
  7 4       9 3  
      6          
              6 4
2 5   1   4     7
  4       2 5    
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!