Method for reduced N+ diffusion in strained Si on SiGe substrate Number:7,410,846 from the United States Patent and Trademark Office (PTO) owispatent The first source and drain regions are formed in an upper surface of a SiGe substrate. The first source and drain regions containing an N type impurity. Vacancy concentration in the first source and drain regions are reduced in order to reduce diffusion of the N type impurity contained in the first source and drain regions. The vacancy concentration is reduced by an interstitial element or a vacancy-trapping element in the first source and drain regions. The interstitial element or the vacancy-trapping element is provided by ion-implantation.<H substrate, diffusion, Method, for, redu, 7410846.html, Patent, pto, 7410846

Title: Method for reduced N+ diffusion in strained Si on SiGe substrate

Abstract: The first source and drain regions are formed in an upper surface of a SiGe substrate. The first source and drain regions containing an N type impurity. Vacancy concentration in the first source and drain regions are reduced in order to reduce diffusion of the N type impurity contained in the first source and drain regions. The vacancy concentration is reduced by an interstitial element or a vacancy-trapping element in the first source and drain regions. The interstitial element or the vacancy-trapping element is provided by ion-implantation.

Patent Number: 7,410,846 Issued on 08/12/2008 to Chidambarrao, et al.

Inventors: Chidambarrao; Dureseti (Weston, CT), Dokumaci; Omer H. (Wappingers Falls, NY)
Assignee: International Business Machines Corporation (Armonk, NY)

Appl. No.: 10/605,108

Filed: September 9, 2003

Current U.S. Class: 438/163 ; 438/199

Current International Class: H01L 21/00 (20060101)

Field of Search: 483/163,199

References Cited [Referenced By]

U.S. Patent Documents


3602841	August 1971	McGroddy
4665415	May 1987	Esaki et al.
4853076	August 1989	Tsaur et al.
4855245	August 1989	Neppl et al.
4952524	August 1990	Lee et al.
4958213	September 1990	Eklund et al.
5006913	April 1991	Sugahara et al.
5060030	October 1991	Hoke
5081513	January 1992	Jackson et al.
5108843	April 1992	Ohtaka et al.
5134085	July 1992	Gilgen et al.
5310446	May 1994	Konishi et al.
5354695	October 1994	Leedy
5371399	December 1994	Burroughes et al.
5391510	February 1995	Hsu et al.
5459346	October 1995	Asakawa et al.
5471948	December 1995	Burroughes et al.
5557122	September 1996	Shrivastava et al.
5561302	October 1996	Candelaria
5565697	October 1996	Asakawa et al.
5571741	November 1996	Leedy
5592007	January 1997	Leedy
5592018	January 1997	Leedy
5670798	September 1997	Schetzina
5679965	October 1997	Schetzina
5683934	November 1997	Candelaria
5840593	November 1998	Leedy
5861651	January 1999	Brasen et al.
5880040	March 1999	Sun et al.
5940736	August 1999	Brady et al.
5946559	August 1999	Leedy
5972783	October 1999	Arai et al.
5989978	November 1999	Peidous
6008126	December 1999	Leedy
6025280	February 2000	Brady et al.
6046464	April 2000	Schetzina
6066545	May 2000	Doshi et al.
6090684	July 2000	Ishitsuka et al.
6107143	August 2000	Park et al.
6117722	September 2000	Wuu et al.
6133071	October 2000	Nagai
6165383	December 2000	Chou
6200836	March 2001	Yoo
6221735	April 2001	Manley et al.
6228694	May 2001	Doyle et al.
6246095	June 2001	Brady et al.
6255169	July 2001	Li et al.
6261964	July 2001	Wu et al.
6274444	August 2001	Wang
6281532	August 2001	Doyle et al.
6284626	September 2001	Kim
6361885	March 2002	Chou
6362082	March 2002	Doyle et al.
6368931	April 2002	Kuhn et al.
6372590	April 2002	Nayak et al.
6403975	June 2002	Brunner et al.
6406973	June 2002	Lee
6476462	November 2002	Shimizu et al.
6483171	November 2002	Forbes et al.
6493497	December 2002	Ramdani et al.
6498358	December 2002	Lach et al.
6501121	December 2002	Yu et al.
6506652	January 2003	Jan et al.
6509618	January 2003	Jan et al.
6521964	February 2003	Jan et al.
6531369	March 2003	Ozkan et al.
6531740	March 2003	Bosco et al.
6689671	February 2004	Yu et al.
6717216	April 2004	Doris et al.
6825529	November 2004	Chidambarrao et al.
6831292	December 2004	Currie et al.
6974981	December 2005	Chidambarrao et al.
6977194	December 2005	Belyansky et al.
7015082	March 2006	Doris et al.
2002/0047125	April 2002	Fukuda et al.
2002/0063292	May 2002	Armstrong et al.
2002/0074598	June 2002	Doyle et al.
2002/0086472	July 2002	Roberds et al.
2002/0090791	July 2002	Doyle et al.
2003/0032261	February 2003	Yeh et al.
2003/0040158	February 2003	Saitoh
2003/0227061	December 2003	Yokogawa et al.
2004/0238914	December 2004	Deshpande et al.
2004/0262784	December 2004	Doris et al.
2005/0040460	February 2005	Chidambarrao et al.
2005/0082634	April 2005	Doris et al.
2005/0093030	May 2005	Doris et al.
2005/0098829	May 2005	Doris et al.
2005/0106799	May 2005	Doris et al.
2005/0145954	July 2005	Zhu et al.
2005/0148146	July 2005	Doris et al.
2005/0194699	September 2005	Belyansky et al.
2005/0236668	October 2005	Zhu et al.
2005/0245017	November 2005	Belyansky et al.
2005/0280051	December 2005	Chidambarrao et al.
2005/0282325	December 2005	Belyansky et al.
2006/0027868	February 2006	Doris et al.
2006/0057787	March 2006	Doris et al.
2006/0060925	March 2006	Doris et al.

Foreign Patent Documents


64-76755	Mar., 1989	JP

Other References

Kern Rim, et al., "Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs", International Electron Devices Meeting, 26, 8, 1, IEEE, Sep. 1998. cited by other .
Kern Rim, et al., "Characteristics and Device Design of Sub-100 nm Strained Si N- and PMOSFETs", 2002 Symposium on VLSI Technology Digest of Technical Papers, IEEE, pp. 98-99. cited by other .
Gregory Scott, et al., "NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation Induced Stress", International Electron Devices Meeting, 34.4.1, IEEE, Sep. 1999. cited by other .
F. Ootsuka, et al., "A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Application", International Electron Devices Meeting, 23.5.1, IEEE, Apr. 2000. cited by other .
Shinya Ito, et al., "Mechanical Stress Effect of Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design", International Electron Devices Meeting, 10.7.1, IEEE, Apr. 2000. cited by other .
A. Shimizu, et al., "Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement", International Electron Devices Meeting, IEEE, Mar. 2001. cited by other .
K. Ota, et al., "Novel Locally Strained Channel Technique for high Performance 55nm CMOS", International Electron Devices Meeting, 2.2.1, IEEE, Feb. 2002. cited by other .
Novel Locally Strained Channel Technique for High Performance 55 nm CMOS K. Ota, et al. 2002 IEEE, 2.2.1-2.2.4 IEDM 27. cited by other .
Local Mechanical-Stress Contro; (LMC): A New Technique for CMOS-Performance Enhancement A. Shimizum. et al. 2001 IEEE, 19.4.1-19.4.4 IEDM 01-433. cited by other .
Mechanical Stress Effect of Etch-Stop Nitride and its impact on Deep Submicron Design Shinya Ito, et al. 2000 IEEE, 10.7.1-10.7.4 IEDM 00-247. cited by other .
A Highly Dence, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications F. Ootsuka, et al. 2000 IEEE, 23.5.1-23.5.4 IEDM 00-575. cited by other .
NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation Induced Stress Gregory Scott, et al. 1999 IEEE, 34.4.1-24.4.4 IEDM 99-827. cited by other .
Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs Kern (Ken) Rim, et al. 1998 IEEE, 26.8.1-26.8.4 IEDM 98-707. cited by other .
Characteristics and Device Design of Sub-100 nm Strained Si N--and PMOSFETs K. Rim, et al. 2002 IEEE, 98-99, 2002 Symposium On VLSI Technology Digest of Technical Papers. cited by other .
G. Zhang, et al., "A New `Mixed-Mode` Reliability Degradation Mechanism in Advanced Si and SiGe Bipolar Transistors." IEEE Transactions on Electron Devices, vol. 49, No. 12, Dec. 2002, pp. 2151-2156. cited by other .
H.S. Momose, et al., "Temperature Dependence of Emitter-Base Reverse Stress Degradation and its Mechanism Analyzed by MOS Structures." 1989 IEEE, Paper 6.2, pp. 140-143. cited by other .
C.J. Huang, et al., "Temperature Dependence and Post-Stress Recovery of Hot Electron Degradation Effects in Bipolar Transistors." IEEE 1991, Bipolar Circuits and Technology Meeting 7.5, pp. 170-173. cited by other .
S.R. Sheng, et al., "Degradation and Recovery of SiGe HBTs Following Radiation and Hot-Carrier Stressing." pp. 14-15. cited by other .
Z. Yang, et al., "Avalanche Current Induced Hot Carrier Degradation in 200 GHz SiGe Heterojunction Bipolar Transistors." pp. 1-5. cited by other .
H. Li, et al., "Design of W-Band VCOs with High Output Power for Potential Application in 77 GHz Automotive Radar Systems." 2003, IEEE GaAs Digest, pp. 263-266. cited by other .
H. Wurzer, et al., "Annealing of Degraded non-Transistors-Mechanisms and Modeling." IEEE Transactions on Electron Devices, vol. 41, No. 4, Apr. 1994, pp. 533-538. cited by other .
B. Doyle, et al., "Recovery of Hot-Carrier Damage in Reoxidized Nitrided Oxide MOSFETs." IEEE Electron Device, Letters, vol. 13, No. 1, Jan. 1992, pp. 38-40. cited by other .
H.S. Momose, et al. "Analysis of the Temperature Dependence of Hot-Carrier-Induced Degradation in Bipolar Transistors for Bi-CMOS." IEEE Transactions on Electron Devices, vol. 41, No. 6, Jun. 1994, pp. 978-987. cited by other .
M. Khater, et al., "SiGe HBT Technology with Fmax/Ft=350/300 GHz and Gate Delay Below 3.3 ps". 2004 IEEE, 4 pages. cited by other .
J.C. Bean, et al., "GEx SI 1-x/Si Strained-Layer Superlattice Grown by Molecular Beam Epitaxy". J. Vac. Sci. Technol. A 2(2), Apr.-Jun. 1984, pp. 436-440. cited by other .
J.H. Van Der Merwe, "Regular Articles". Journal of Applied Physics, vol. 34, No. 1, Jan. 1963, pp. 117-122. cited by other .
J.W. Matthews, et al., "Defects in Epitaxial Multilayers". Journal of Crystal Growth 27 (1974), pp. 118-125. cited by other .
Subramanian S. Iyer, et al. "Heterojuction Bipolar Transistors Using Si-Ge Alloys". IEEE Transactions on Electron Devices, vol. 36, No. 10, Oct. 1989, pp. 2043-2064. cited by other .
R.H.M. Van De Leur, et al., "Critical Thickness for Pseudomorphic Growth of Si/Ge Alloys and Superlattices", J. Appl. Phys. 64 (6), Sep. 15, 1988, pp. 3043-3050. cited by other .
D.C. Houghton, et al., "Equilibrium Critical Thickness for SI 1-x GEx Strained Layers on (100) Si". Appl. Phys. Lett. 56 (5), Jan. 29, 1990, pp. 460-462. cited by other .
Q. Quyang et al., "Two-Dimensional Bandgap Engineering in a Novel Si/SiGe pMOSFET with Enhanced Device Performance and Scalability". 2000, IEEE, pp. 151-154. cited by other.

Primary Examiner: Pham; Long
Attorney, Agent or Firm: Abate; Joseph P. Greenblum & Bernstein P.L.C.

Claims

The invention claimed is:

1. A method for reducing diffusion of an N type impurity in a SiGe-based substrate, the method comprising steps of: forming source and drain extension regions in an upper surface of the SiGe-based substrate; and ion implanting an interstitial element into the source and drain extension regions to reduce vacancy concentration in the source and drain extension regions and to form low-vacancy regions that substantially overlap the source and drain extension regions.

2. The method of claim 1, wherein the interstitial element is Si or O.

3. The method of claim 1, further comprising a step of forming source and drain regions.

4. The method of claim 1, wherein the step of ion-implanting the interstitial element comprises a step of ion-implanting the interstitial element at an implantation concentration of approximately 1.times.10.sup.14 atoms/cm.sup.2 to 1.times.10.sup.16 atoms/cm.sup.2 and at an implantation energy of approximately 0.3 KeV to 100 KeV.

5. The method of claim 4, wherein a concentration peak of the interstitial element and a concentration peak of the N type impurity in the source and drain extension regions are formed at substantially the same depth from an upper surface of an Si cap layer.

6. The method of claim 5, wherein the concentration peak of the interstitial element is formed at a depth of approximately 10 .ANG. to 20000 .ANG. from the upper surface of the Si cap layer.

7. The method of claim 1, further comprising a step of annealing.

8. The method of claim 7, wherein the step of annealing is performed at a temperature of approximately 700.degree. C. to 1200.degree. C. for approximately 1 second to 3 minutes.

9. The method of claim 2, further comprising a step of forming source and drain regions in the upper surface of the SiGe-based substrate, the source and drain regions containing the N type impurity and overlapping the source and drain extension regions.

10. The method of claim 9, further comprising a step of providing an interstitial element in the source and drain regions.

11. The method of claim 1, further comprising forming an Si cap layer on the SiGe based substrate and straining biaxially in tension the Si cap layer to match an underlying relaxed SiGe lattice.

12. The method of claim 1, further comprising forming sidewalls on side surfaces of a gate electrode before the ion implanting, whereby the gate electrode is protected from the ion implanting.

13. The method of claim 1, wherein the vacancy concentration is reduced by annihilation of excess vacancies in the source and drain extension regions.

14. The method of claim 1, wherein the ion implanting occurs before the forming.

15. The method of claim 1, further comprising, before the ion implanting, forming sidewalls on side surfaces of a gate electrode, wherein the interstitial element comprises an N-type impurity.

16. The method of claim 1, wherein the interstitial element creates additional interstitials which react with and annihilate excessive vacancies in the SiGe based substrate.

17. The method of claim 1, wherein the ion implanting reduces an N-type impurity in source and drain regions, thereby improving roll-off characteristics.

18. The method of claim 1, wherein the ion implanting is performed in a self-aligned manner by using a gate electrode as a mask.

19. A method for reducing diffusion of an N type impurity in a SiGe substrate, the method comprising steps of: forming an Si cap layer on the SiGe substrate; forming a gate electrode on the Si cap layer; forming sidewalls on sides of the gate electrode; forming source and drain extension regions in an upper surface of the SiGe-based substrate; and ion implanting an interstitial element into the source and drain extension regions to reduce vacancy concentration in the source and drain extension regions, wherein the ion implanting occurs after the sidewalls are formed.

20. A method for reducing diffusion of an N type impurity in a SiGe substrate, the method comprising steps of: forming an Si cap layer on the SiGe substrate; forming a gate electrode on the Si cap layer; forming sidewalls on sides of the gate electrode; forming source and drain extension regions in an upper surface of the SiGe substrate; and reducing a vacancy concentration in the source and drain extension regions using ion implantation in order to annihilate excess vacancies or trap vacancies, wherein the reducing occurs after the sidewalls are formed and forms low-vacancy regions that substantially overlap the source and drain extension regions.

Description

BACKGROUND OF INVENTION

The invention relates to methods for manufacturing a semiconductor device with improved device performance and a device structure exhibiting the improved device performance, and more particularly to a method for manufacturing a SiGe-based device exhibiting reduced diffusion of an N type impurity.

The escalating requirements for ultra large scale integration semiconductor devices require ever increasing high performance and density of transistors. With scaling-down of a device dimension reaching limits, the trend has been to seek new materials and methods that enhance device performance. One of the most preferred methods is through mobility enhancement.

It is known that biaxial tensile strain applied to a channel region increases electron mobility in NFET devices. This can be achieved by building an NFET device, which is composed of a set of stacked films (e.g., silicon-SiGe-silicon) on a substrate. Starting from a silicon substrate, SiGe is grown on the silicon substrate. Buffered layers have typically been used to reduce threading dislocation defect density that can affect device leakage but still achieve enough relaxation through misfit dislocation formation. The SiGe film is relaxed so that it has a lattice constant larger than that of silicon. When the silicon is then deposited on the SiGe, it conforms to the larger lattice of the relaxed SiGe and undergoes biaxial tension.

The channel is fully contained within this strained silicon and the electron mobility is enhanced.

The SiGe-based substrate, however, exhibits certain drawbacks, especially when NFET devices are formed thereon. To form an NFET device, an N type impurity (e.g., As or P) is ion-implanted onto the SiGe-based substrate to form active regions (e.g., source and drain regions).

Here, the excessive amount of vacancies contained in the SiGe layer undesirably increases diffusion of the implanted N type impurity. This makes it more difficult to achieve consistent roll-off device characteristics. Therefore, there is a need for effective methodology for manufacturing a SiGe-based semiconductor device.

SUMMARY OF INVENTION

In an aspect of the invention, a method for manufacturing a semiconductor device is provided. The method includes the step of forming the source and drain extension regions in an upper surface of a SiGe-based substrate. The source and drain extension regions contain an N type impurity. Then, vacancy concentration in the source and drain extension regions is reduced in order to reduce diffusion of the N type impurity contained in the source and drain extension regions. The vacancy concentration is reduced by providing an interstitial element or a vacancy-trapping element in the source and drain extension.

In another aspect of the invention, a method is provided for reducing diffusion of an N type impurity in a SiGe-based substrate. Source and drain extension regions are in an upper surface of the SiGe-based substrate. An interstitial element or a vacancy-trapping element is ion-implanted into the source and drain extension regions to reduce vacancy concentration in the source and drain extension regions.

Yet another aspect of the invention is a semiconductor device having a SiGe-based substrate. A gate electrode is formed on the SiGe-based substrate with a gate oxide therebetween. source and drain extension regions containing an N type impurity are formed in an upper surface of the SiGe substrate. A low vacancy region is formed corresponding to the source and drain extension regions and containing an interstitial element or a vacancy-trapping element.

BRIEF DESCRIPTION OF DRAWINGS

The foregoing and other advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

FIGS. 1 to 7 depict sequential phases of the method according to an embodiment of the invention.

DETAILED DESCRIPTION

The invention provides a method that significantly reduces undesirable diffusion of the N type impurity in a SiGe-based substrate, thereby improving roll-off characteristics of devices. In an embodiment, the diffusion of N type impurity is reduced by reducing vacancies in source and drain extension regions. The vacancies are reduced by providing an interstitial element (e.g., Si or O) or a vacancy-trapping element (e.g., F, N, Xe, Ar, He, Kr or a noble gas element) to the source and drain extension regions.

Typically, the interstitial element creates an additional interstitial per every ion provided thereto, and the additional interstitials react with and annihilate excessive vacancies in the SiGe-based substrate. The vacancy-trapping element trap vacancies and form vacancy-based clusters. Since vacancies are either annihilated or trapped by the interstitial element or the vacancy-trapping element, vacancy concentration is reduced, thereby reducing diffusion of the N type impurity in the source and drain regions.

FIG. 1 shows a SiGe-base substrate comprising a SiGe layer 12 formed on a silicon substrate 10. In an embodiment, the SiGe layer 12 is formed by multiple growing steps forming buffer layers on the silicon substrate 10 for a typical total thickness of approximately 200 .ANG. to 20000 .ANG.. The SiGe layer 12 is then relaxed. A Si cap layer 14 is formed on the SiGe layer 12 by growing on the SiGe layer 12 at a thickness of approximately 30 .ANG. to 400 .ANG.. The Si cap layer 14 is then strained biaxially in tension to match the underlying relaxed SiGe lattice. A gate oxide layer 16 is formed on the Si cap layer 14. The SiGe-based substrate is divided into an NMOS region and a PMOS region, in which NMOS devices and PMOS devices are formed, respectively.

FIG. 2 shows a gate electrode 18 formed on the gate oxide layer 16. Since the invention is directed to N type devices, a mask 22 is formed selectively on the PMOS region to protect the PMOS devices therein from subsequent processing steps. FIG. 2 further shows optional sidewalls 20 formed on the side surfaces of the gate electrode 1 for protecting the gate electrode 18 from subsequent ion-implantation steps.

FIG. 3 shows only the NMOS region of FIG. 2, in which the N type impurity (e.g., As or P) is ion-implanted, as shown by arrows "A", into the upper surface of the Si cap layer 14 to form source and drain extension regions 24 in the surface portions of the SiGe-based substrate. As shown therein, the ion-implantation is performed in a self-aligned manner by using the gate electrode 18 as a mask, at an implantation concentration of approximately 1.times.10.sup.14 atoms/cm.sup.2 to 1.times.10.sup.16 atoms/cm.sup.2 and at an implantation energy of approximately 0.3 KeV to 50 KeV. The concentration peak of the implanted N type impurity is formed at a depth of approximately 10 .ANG. to 1000 .ANG. from an upper surface of the Si cap layer.

As described above, diffusion of the N type impurity (e.g., As or P) is significantly and undesirably enhanced in the SiGe-based substrate because the vacancy-based mechanism is more pronounced therein. To solve this problem, as shown in FIG. 4, an interstitial element (e.g., Si or O) or a vacancy-trapping element (e.g., F, N, Xe, Ar, He, Kr or other noble gas elements) is ion-implanted onto the source and drain extension regions 24, as shown by arrows "B", to form low-vacancy regions 26 that substantially overlap the source and drain extension regions 24.

Upon implantation, damage is caused in such a way that, upon annealing of the damage, the interstitials annihilate the excessive vacancies, thereby reducing the vacancy concentration in the extension regions 24. Similarly, the implanted vacancy-trapping element traps the excessive vacancies and form vacancy-based clusters, and hence reduces the vacancy concentration in the source and drain extension regions 24. Annealing at this stage is optional.

In an embodiment, the interstitial element or a vacancy-trapping element is ion-implanted at an implantation concentration of approximately 1.times.10.sup.14 atoms/cm.sup.2 to 1.times.10.sup.16 atoms/cm.sup.2 and at an implantation energy of approximately 0.3 KeV to 100 KeV. The concentration peak of the implanted interstitial element or the vacancy-trapping element is formed at a depth of approximately 5 .ANG. to 2000 .ANG. from an upper surface of the Si cap layer. Typically the implant profile of the interstitial element or vacancy-trapping element should fully contain the N type impurity profile. The concentration peak of the implanted interstitial element or vacancy-trapping element can be near the N type impurity peak so as to maximize the diffusion retardation.

It is not necessary to form the source and drain extension regions 24 prior to ion-implanting the interstitial element or a vacancy-trapping element. The low-vacancy region 26 may be formed prior to forming the source and drain extension regions 24. Annealing can then be performed to activate the implanted impurity and elements at the same time so that the diffusion through the vacancy-mediated mechanism is controlled. Annealing can also be performed later in the processing steps (e.g., after source and drain formation) or after completion of the fabrication process.

After forming sidewall spacers 28, as shown in FIG. 5, the N type impurity is ion-implanted into the SiGe-based substrate, as shown by arrows "C", to form source and drain regions 30, as shown in FIG. 6. The source and drain regions 30 overlap the source and drain extension regions 24, respectively. The N type impurity is ion-implanted in the self-aligned manner by using the gate electrode 18 and the sidewall spacers 28 as a mask. In an embodiment, the source and drain regions 30 are formed by ion-implanting the N type impurity at an implantation concentration of approximately 1.times.10.sup.14 atoms/cm.sup.2 to 1.times.10.sup.16 atoms/cm.sup.2 and at an implantation energy of approximately 0.3 KeV to 50 KeV.

FIG. 7 shows an optional step of ion-implanting the interstitial element or a vacancy-trapping element (e.g., F, N, Xe, Ar, He, Kr or a noble gas element), as shown by arrows "D", to form low-vacancy regions 32 of the SiGe-based substrate corresponding to the source and drain regions 30 for reducing the vacancy concentration in the SiGe-based substrate. In an embodiment, the low-vacancy regions 32 are formed by ion-implanting the interstitial element or vacancy-trapping element at an implantation concentration of approximately 1.times.10.sup.14 atoms/cm.sup.2 to 1.times.10.sup.16 atoms/cm.sup.2 and at an implantation energy of approximately 0.3 KeV to 100 KeV. This step, however, might not be necessary if the vacancy concentration in the SiGe-based substrate has been sufficiently reduced by the previous ion-implantation step shown in FIG. 4. Again, the peaks of the N type implants and interstitial elements or vacancy-trapping element in regions 30 and 32 can be aligned on the top of each other or shifted depending upon the diffusion control.

Annealing is performed to activate the implanted impurity and cure the implantation damage arising from implanting the interstitial element or a vacancy-trapping element and source and drain implants. In an embodiment, the annealing is performed at a temperature of approximately 700.degree. C. to 1200.degree. C. for approximately 1 second to 3 minutes. This covers the full range of possible anneals including spike, rapid thermal, and furnace anneals.

As explained above, the invention provides a method that significantly reduces undesirable diffusion of the N type impurity in a SiGe-based substrate. The diffusion of N type impurity is reduced by reducing vacancies in source and drain extension regions. The vacancies are reduced by providing an interstitial element or a vacancy-trapping element to the source and drain extension regions. The implanted interstitial element creates additional interstitials which react with and annihilate excessive vacancies in the SiGe-based substrate. The implanted vacancy-trapping element traps vacancies and forms vacancy-based clusters. Since vacancies are either annihilated or trapped by the interstitial element or the vacancy-trapping element, vacancy concentration is reduced and diffusion of the N type impurity is reduced in the source and drain regions, thereby improving roll-off characteristics of devices.

While the invention has been described in terms of embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

*