Method of fabricating a semiconductor device with a wet oxidation with steam process Number:7,176,079 from the United States Patent and Trademark Office (PTO) owispatent A method of fabricating a semiconductor device includes depositing a dielectric film and subjecting the dielectric film to a wet oxidation in a rapid thermal process chamber. The technique can be used, for example, in the formation of various elements in an integrated circuit, including gate dielectric films as well as capacitive elements. The tight temperature control provided by the RTP process allows the wet oxidation to be performed quickly so that the oxidizing species does not diffuse significantly through the dielectric film and diffuse into an underlying layer. In the case of capacitive elements, the technique also can help reduce the leakage current of the dielectric film without significantly reducing its capacitance.<H semiconductor, fabricating, Method, of, fabri, 7176079.html, Patent, pto, 7176079

Title: Method of fabricating a semiconductor device with a wet oxidation with steam process

Abstract: A method of fabricating a semiconductor device includes depositing a dielectric film and subjecting the dielectric film to a wet oxidation in a rapid thermal process chamber. The technique can be used, for example, in the formation of various elements in an integrated circuit, including gate dielectric films as well as capacitive elements. The tight temperature control provided by the RTP process allows the wet oxidation to be performed quickly so that the oxidizing species does not diffuse significantly through the dielectric film and diffuse into an underlying layer. In the case of capacitive elements, the technique also can help reduce the leakage current of the dielectric film without significantly reducing its capacitance.

Patent Number: 7,176,079 Issued on 02/13/2007 to Weimer, et al.

Inventors: Weimer; Ronald A. (Boise, ID), DeBoer; Scott J. (Boise, ID), Gealy; Dan (Kuna, ID), Al-Shareef; Husam N. (Al-Ain, AE)
Assignee: Micron Technology, Inc. (Boise, ID)

Appl. No.: 09/912,558

Filed: July 26, 2001

Current U.S. Class: 438/216 ; 438/287; 438/591; 438/778

Current International Class: H01L 21/8238 (20060101); H01L 21/31 (20060101); H01L 21/3205 (20060101); H01L 21/336 (20060101); H01L 21/469 (20060101)

Field of Search: 438/585,591,199,216,263-264,275,279,287,778,785-794 257/410,411 118/715

References Cited [Referenced By]

U.S. Patent Documents


5374578	December 1994	Patel et al.
5486488	January 1996	Kamiyama
5508221	April 1996	Kamiyama
5618349	April 1997	Yuuki
5663088	September 1997	Sandu
5726083	March 1998	Takaishi
5891809	April 1999	Chau et al.
5907780	May 1999	Gilmer et al.
6063698	May 2000	Tseng et al.
6066581	May 2000	Chivukula et al.
6114258	September 2000	Miner et al.
6136728	October 2000	Wang
6197668	March 2001	Gardner et al.
2001/0020725	September 2001	Okuno et al.
2002/0004248	January 2002	Lee et al.

Other References

Luan, et al. "Ultra thin high quality Ta2O5 gate dielectric prepared by in-situ rapid thermal processing" Electron Devices Meeting, held Dec. 6-9, 1998, IEDM '98 Technical Digest, pp. 609-612. cited by examiner .
Lu et al. "Leakage current comparison between ultra-thin Ta2O5 films and conventional gate dielectrics" IEEE Electron Device Letters 19(9), Sep. 1998, pp. 341-342. cited by examiner .
Alers, et al. "Intermixing at the tantalum oxide/silicon interface in gate dielectric structures" Applied Physics Letters 73(11), Sep. 14, 1998, pp. 1517-1519. cited by examiner .
Van Zant, Microchip Fabrication, 4th ed. McGraw-Hill: New York, 2000, pp. 172-173. cited by examiner .
Van Zant, Microchip Fabrication, 4th ed. McGraw-Hill: New York, 2000, pp. 163-164. cited by examiner .
Van Zant, Microchip Fabrication, A Practical Guide to Semiconductor Processing, 3rd ed. McGraw-Hill: New York, 1997, pp. 157-160. cited by examiner .
Van Zant, Microchip Fabrication, 3rd ed. McGraw-Hill: New York, 1997, pp. 149-150. cited by examiner .
CRC Handbook of Chemistry and Physics 63rd Edition, CRC Press: Boca Raton FL, pp. D-196 to D-197. cited by examiner.

Primary Examiner: Pham; Thanhha
Attorney, Agent or Firm: Dickstein Shapiro Morin & Oshinsky LLP

Parent Case Text

This application is a divisional of application Ser. No. 09/296,835, filed on Apr. 22, 1999, which is hereby incorporated by reference.

Claims

What is claimed is:

1. A method of fabricating a semiconductor device, the method comprising: depositing a dielectric film over an active region of a semiconductor substrate to form part of a gate of a transistor; subjecting the dielectric film to a densifying treatment to stabilize said film by heating the semiconductor substrate in a rapid thermal chamber at a first temperature; and subjecting said stabilized dielectric film to a wet oxidation with steam process in the rapid thermal process chamber at a second temperature to raise the oxygen content of said stabilized dielectric film, said steam being carried to the rapid thermal process chamber, wherein the first and second temperature of the rapid thermal process chamber is from approximately 450.degree. C. to about 1050.degree. C., wherein said stabilized dielectric film is subjected to said wet oxidation with steam process for a duration of about 20 seconds to about 60 seconds, wherein the ratio of steam to other gases in the rapid thermal process chamber is in the range from about 0.1 to about 0.5 and the pressure of said rapid thermal process chamber is held at about atmospheric pressure, and wherein said first temperature is greater than said second temperature so that properties of the stabilized dielectric film are not adversely affected by the wet oxidation with steam process.

2. The method of claim 1 wherein the wet oxidation with steam process is performed at a temperature in the range of about 750.degree. C. to about 950.degree. C.

3. The method of claim 1 wherein depositing a dielectric film includes depositing a material having a dielectric constant of at least about 25.

4. The method of claim 1 wherein depositing a dielectric film includes depositing a material selected from the group consisting of tantalum oxide and silicon nitride.

5. A method of fabricating a semiconductor device, the method comprising: depositing a dielectric film over a semiconductor substrate to form one of a gate and a capacitor dielectric; subjecting the dielectric film to a densifying treatment to stabilize said film by heating the semiconductor substrate at a temperature greater than about 700.degree. C.; and subjecting the dielectric film to a wet oxidation with steam process to raise the oxygen content of said dielectric film provided by heating a mixture of hydrogen and oxygen gases in a rapid thermal process chamber at a temperature greater than about 450.degree. C., wherein said mixture is a ratio from 0.1 to approximately 0.80 of hydrogen gas to oxygen gas and combined in said rapid thermal process chamber, and said rapid thermal process chamber has a pressure of around 1 millitorr, wherein the temperature for the wet oxidation with steam process is lower than the temperature for the densifying treatment so that properties of the stabilized dielectric film are not adversely affected by the wet oxidation with steam process.

Description

BACKGROUND

The present invention relates generally to semiconductor devices and, more particularly, to the formation of a dielectric film using a wet rapid thermal oxidation process.

Insulating materials, such as dielectrics, used in semiconductor devices are selected based on their electrical or other properties and their intended use. For example, a typical DRAM device can include a first area assigned to a memory cell array and a second area assigned to peripheral circuits. The memory cells in the cell array include a transistor coupled in series with a stacked-type or other storage capacitor. The transistor includes a gate dielectric layer such as an oxide. The storage capacitor, which stores charge to represent data, also includes a dielectric material disposed between two electrodes.

It often is desirable to select a dielectric material having a high dielectric constant for enhanced capacitance. For example, a tantalum oxide (Ta.sub.2O.sub.x) film formed by chemical vapor deposition (CVD) has a high dielectric constant (.epsilon..sub.r) of about 25 to 30. Such a film can provide good step coverage and can be fabricated relatively easily compared to other insulating films having high dielectric constants. The tantalum oxide film typically is deposited as an oxygen-deficient oxide, and such oxygen deficient films typically are leaky. To improve the leakage current properties of the tantalum oxide film, an oxidizing treatment can be performed following deposition of the film.

Some oxidation processes are performed at elevated temperatures for an extended duration which can result, for example, in the diffusion of oxidizing species through the dielectric layer so that more oxygen is incorporated into the insulating film. This results in a better insulating film. Other defects, however, such as pinholes, can result in leakage current and, therefore, in an insulating film having a breakdown voltage that is not as high as desirable. Dielectric films with such defects do not have sufficiently high capacitance for the memory cells required for DRAMs of 256 megabits and larger. Thus, it is desirable to improve the techniques for enhancing the properties of tantalum oxide and other dielectric films used in DRAM and other semiconductor devices.

SUMMARY

In general, a method of fabricating a semiconductor device includes depositing a dielectric film and subjecting the dielectric film to a wet oxidation in a rapid thermal process chamber. The technique can be used, for example, in the formation of various elements in an integrated circuit, including gate dielectric films as well as capacitive elements.

In one particular aspect, a method of fabricating a semiconductor device includes depositing a dielectric film over an active region of a semiconductor substrate to form a gate of a transistor and subjecting the dielectric film to a wet oxidation in a rapid thermal process chamber. For example, steam can be provided to a vicinity of the dielectric film while the substrate with the dielectric film is in the rapid thermal process chamber.

Similarly, according to another aspect, a method of fabricating a capacitive element includes forming a lower electrode of the capacitive element. A dielectric film is deposited over the lower electrode and is subjected to a wet oxidation in a rapid thermal process chamber, for example, by providing steam to a vicinity of the dielectric film. An upper electrode then is formed over the dielectric film.

Various implementations include one or more of the following features. The dielectric film initially deposited can be an oxygen-deficient film and can include a material having a dielectric constant of at least about 25. Exemplary dielectric materials that can be deposited include tantalum oxide, silicon nitride, barium strontium titanate, strontium titanate, lead zirconium titanate and strontium bismuth tantalate, among others. In some implementations, the dielectric film is deposited by chemical vapor deposition.

One of several techniques can be used to provide steam to a vicinity of the insulating film. Such techniques include using a bubbled water vapor system, a pyrogenic system or a catalytic system, or generating steam in the chamber in situ.

The temperature, duration and amount of steam can be selected to optimize the oxidation process to obtain a film that is less prone to leakage. For example, in some implementations, the temperature in the rapid thermal process chamber can be about 450.degree. C. or higher. In general, the wet rapid thermal oxidation can be performed for a duration such that the oxidizing species does not diffuse significantly through the film. In particular, the duration can be selected so that the oxidizing species does not significantly affect the capacitive and other properties of the insulating film and so that it does not oxidize films under the insulating dielectric. Exemplary durations are on the order of only several minutes, and typically can be as short as less than one minute.

In some implementations, it is also desirable to subject the insulating film to a heat treatment in an ambient comprising a stabilizing gas such as nitrogen, oxygen, nitrogen oxide, or nitrous oxide. The heat treatment can help crystallize or otherwise stabilize the electrical and other properties of the film. The heat treatment can be performed either prior to or after subjecting the insulating film to the wet oxidation. In some cases, the heat treatment also is performed in a rapid thermal process chamber.

One or more of the following advantages are present in some implementations. Performing a wet oxidation process in an RTP chamber to condition the dielectric film can help reduce the leakage current of the film without significantly reducing its capacitance. In particular, the tight temperature control provided by the RTP process allows the wet oxidation to be performed quickly so that the oxidizing species does not diffuse significantly through the dielectric film and reduce or adversely affect the capacitance of the structure.

With respect to the formation of gate dielectric films, using materials which have relatively high dielectric constants allows the gate dielectric to be made relatively thick and yet still provide a capacitance whose value is similar to thinner gates. The thicker dielectric layer can help reduce the adverse affects of gate hardening caused, for example, by boron penetration. Furthermore, the oxygen content of the as deposited film can be increased by subjecting the film to the wet RTP oxidation. The electrical properties of the gate dielectric film can, thus, be enhanced.

Other features and advantages will be readily apparent from the following detailed description, the accompanying drawings, and the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-section of an exemplary semiconductor device according to the invention.

FIGS. 2 and 3 are cross-sectional diagrams illustrating details for fabricating a gate insulating layer according to the invention.

FIG. 4 illustrates an exemplary rapid thermal process (RTP) chamber for use in the present invention.

FIGS. 5 through 7 are cross-sectional diagrams illustrating details for fabricating capacitive elements of the memory device according to the invention.

FIG. 8 is a flow chart showing various steps of conditioning an insulating film according to the invention.

DETAILED DESCRIPTION

Referring to FIG. 1, an exemplary semiconductor memory device 1 includes an n-type well 4 formed in a p-type silicon substrate 2, and a p-type well 6 formed in the n-type well 4. At the surface of the p-type well 6, a pair of transistors 8 are formed and constitute a memory cell of the memory device 1. Each of the transistors 8 includes n-type source/drain regions 10A, 10B, a gate dielectric film 12, and a gate electrode 14. The gate electrode 14 can include a polycrystalline silicon film 16 and a silicide film 18 stacked above the gate dielectric film 12. Field oxide regions 15 separate the transistors 8 from other devices formed on the semiconductor wafer.

Each transistor 8 is covered with a first interlayer insulating film 20. A contact hole 22 is formed through the insulating film 20 and reaches the source/drain region 10B common to the pair of transistors 8. A bit line 24 is connected to the source/drain region 10B through the contact hole 22.

The bit line 24 is covered with a second interlayer insulating film 26. Capacitive elements are formed above the insulating film 26. The stacked-type capacitive elements include a lower electrode 30, a capacitor insulating film 32, and an upper electrode 36. Each of the paired lower electrodes 30 is electrically connected to a respective one of the source/drain regions 10A through contact holes 38 which extend through the first and second interlayer insulating films 20, 26.

The capacitive elements are covered with a third interlayer insulating film 40, and electrodes 42 are provided on the surface of the third interlayer insulating film.

Further details for fabricating the gate insulating layer 12 are described with reference to FIGS. 2 and 3. Referring to FIG. 2, a dielectric film 12A is formed over the surface of the semiconductor wafer, for example, by a CVD process. Preferably, the dielectric film has a relatively high dielectric constant .epsilon..sub.r. For example, a low pressure CVD apparatus with a source gas comprising pentaethoxyltanatalum (Ta(OC.sub.2H.sub.5).sub.5) gas and oxygen can be used to form a tantalum oxide (Ta.sub.2O.sub.x) film 12A having a dielectric constant .epsilon..sub.r of about 25 to 30. The deposited film 12A can be either an amorphous or crystalline film. In other implementations, a silicon nitride (Si.sub.xN.sub.y) film can be deposited as the film 12A.

After the dielectric film 12A is deposited or grown, the film is subjected to a densifying treatment by which a film 12 (FIG. 3) is formed. The densifying treatment includes heating the semiconductor wafer to stabilize and/or crystallize the film 12A and includes subjecting the wafer to a wet oxidation in a rapid thermal process (RTP) chamber. The wet RTP oxidation process helps raise the oxygen content of the resulting film 12. If Si.sub.xN.sub.y is used as the film 12A, then the wet RTP oxidation treatment will result in a silicon oxynitride film 12.

Using materials such as tantalum oxide or silicon nitride which have relatively high dielectric constants allows the gate insulating layer to be made thicker than the typical 30 40 .ANG. and yet still provide a capacitance whose value is similar to the thinner gate layers. The thicker insulating layer also can help reduce the adverse affects of gate hardening caused by boron penetration. Furthermore, the oxygen content of the as-deposited film 12A can be increased by subjecting the film 12A to the wet RTP oxidation. The electrical properties of the film can, thus, be enhanced.

Referring to FIG. 4, an exemplary RTP chamber 50 for use in the foregoing technique includes a substrate support structure 52. A semiconductor wafer 54 with the insulating film 12A formed thereon is mounted on the support structure 52 and is heated by a heating element 56 located above the wafer. A reflector 58 mounted beneath the wafer 54 forms a reflecting cavity for enhancing the emissivity of the wafer. During processing, an inert gas 60 such as argon (Ar) can be provided to the chamber interior to help purge the chamber 50. Steam 62 for the wet oxidation can be provided from a source external to the chamber 50 or can be generated in situ within the chamber. Using an RTP process for the wet oxidation provides precise temperature control and allows oxidation of the film 12A to be performed quickly. In some implementations, the RTP chamber 50 in which the wet oxidation is carried out is part of a cluster system.

The steam for the wet oxidation can be provided to the interior of the RTP chamber in the vicinity of the film 12 in various ways. For example, a bubbled water vapor technique can be used in which a water reservoir external to the interior of the RTP chamber is heated to generate steam. The steam then is carried to the interior of the chamber 50 by a carrier gas such as Ar.

Alternatively, a pyrogenic system can be used in which hydrogen (H.sub.2) and oxygen (O.sub.2) gases are mixed together and heated by a torch to form steam or water vapor. The vapor then is carried to the chamber interior via a duct.

In yet other embodiments, a catalytic system can be used to generate steam or water vapor from a mixture of H.sub.2 and O.sub.2 gases. Platinum or another noble metal can be used as the catalyst.

According to another embodiment, an in situ steam generation process is used in which H.sub.2 and O.sub.2 gases are mixed within the chamber 50. Heat from the wafer 50 can serve as the catalyst for forming steam in the vicinity of the wafer.

If a mixture of H.sub.2 and O.sub.2 gases is used to form the steam, suitable ratios of H.sub.2 gas to O.sub.2 gas are in the range of about 0.1 to about 0.80. In general, the higher the ratio of H.sub.2 gas to O.sub.2 gas, the more aggressive is the oxidation process. The ratio of steam relative to other gases in the chamber 50 should be at least as high as 0.005, and preferably is in the range of about 0.1 to about 0.5, although lesser or greater amounts also can be used.

In various implementations, temperatures in the range of approximately 450.degree. C. to about 1050.degree. C. are suitable for the RTP process. More specifically, temperatures greater than about 600.degree. C. are desirable, as are temperatures in the range of about 750.degree. C. to about 950.degree. C., particularly for crystalline films. For non-crystalline films, however, a lower temperature in the range of about 450.degree. C. to about 750.degree. C. can be used. The optimal pressure in the chamber will vary depending on the particular RTP system and wet oxidation technique used. In general, the pressure can be at about atmospheric pressure, although if the H.sub.2 and O.sub.2 gases are combined in the chamber 50, then the pressure should be kept lower, for example, around 1 millitorr. The wet oxidation can be performed for as short a duration as a spike anneal or as long as several minutes. Preferably, however, the wet oxidation lasts for a duration in the range of about twenty to sixty seconds.

In some cases it also may be desirable to subject the gate dielectric film 12 to a heat treatment in an ambient comprising a stabilizing gas. Such as heat treatment in the presence of a stabilizing gas can be performed either prior to or subsequent to the wet RTP oxidation process. Further details of the heat treatment using a stabilizing gas are discussed below with reference to FIG. 8.

Following formation of the gate dielectric film 12, the gate electrodes 14, the first interlayer insulating film 20, the contact hole 22, the bit line 24, the second interlayer insulating film 26, and the contact hole 38 can be formed using known techniques.

Once the second interlayer insulating film 26 and the contact hole 38 are formed, a polycrystalline silicon film is deposited, for example, using a CVD process. The polycrystalline film can be doped with phosphorous and patterned to form the lower electrode 30. A rapid thermal nitriding treatment then can be performed to form a silicon Si.sub.xN.sub.y over the polycrystalline film.

In general, the techniques described above with respect to the gate dielectric film 12 also can be used to form the insulating film 32 for the capacitive elements. Preferably, the film 32 includes a material with a relatively high dielectric constant .di-elect cons..sub.r. Suitable materials include, among others, Ta.sub.2O.sub.x, Si.sub.xN.sub.y, barium strontium titanate (Sr.sub.xBa.sub.1-xTiO.sub.3), strontium titanate (SrTiO.sub.3), lead zirconium titanate (PbZrTiO.sub.3) and strontium bismuth tantalate (Sr.sub.xBi.sub.yTa.sub.zO.sub.9). For example, as previously noted, Ta.sub.2O.sub.x has a dielectric constant of about 25 to 30. Sr.sub.xBa.sub.1-xTiO.sub.3 can have a dielectric constant as high as about 300, although the polar nature of Sr.sub.xBa.sub.1-xTiO.sub.3 may make it somewhat less desirable for some applications.

In one exemplary implementation, a tantalum oxide film 32A (FIG. 5) is formed over the surface of the interlayer insulating film 26 including the surface of the lower electrode 30 by a CVD process. As described above, a low pressure CVD apparatus with a source gas comprising pentaethoxyltantalum (Ta(OC.sub.2H.sub.5).sub.5) gas and oxygen can be used to form the tantalum oxide film 32A. The deposited tantalum oxide film 32A can be either an amorphous or crystalline film. The thickness of the film 32A can be in the range of several angstroms (.ANG.) to several hundred .ANG., and should be optimized to obtain a desired capacitance.

After the film 32A is deposited, it is subjected to a densifying treatment by which the oxide film 32 (FIG. 6) is formed. The densifying treatment includes heating the semiconductor wafer to stabilize and/or crystallize the film 32A and includes subjecting the wafer to a wet oxidation in a rapid thermal process (RTP) chamber. Performing a wet oxidation process in an RTP chamber to form the film 32 can help reduce the leakage current of the dielectric film without significantly reducing its capacitance. In particular, the tight temperature control provided by the RTP process allows the wet oxidation to be performed quickly so that the oxidizing species does not diffuse significantly through the dielectric film and distort the capacitance.

The RTP chamber 50 described above can be used to perform the wet oxidation of the film 32A. Furthermore, the various techniques described above for providing steam to the RTP chamber interior with respect to formation of the gate dielectric film 12 also can be used to form the capacitive dielectric film 32. In particular, the steam for the wet oxidation of the film 32A can be provided to the interior of the RTP chamber using a bubbled water vapor technique, a pyrogenic system, or a catalytic system. Alternatively, an in situ steam generation process can be used. The various process parameters, such as temperature, pressure, and mixtures of gases, discussed above with respect to formation of the gate dielectric 12 can be used during wet oxidation of the film 32A as well.

In some applications, the RTP process performed for the wet oxidation is sufficient to stabilize the gate dielectric film 12 or the film 32 as desired. For example, if an amorphous film 12 or 32 is desired, the wet RTP oxidation may suffice. However, in some cases, it is desirable to subject one or both of the films 12, 32 to a heat treatment in an ambient having a stabilizing gas comprising nitrogen (N.sub.2), oxygen (O.sub.2 or O.sub.3), nitrogen oxide (NO), or nitrous oxide (N.sub.2O) just prior to or after performing the respective RTP wet oxidation (see FIG. 8). Such a stabilizing process can be used, for example, to obtain a crystalline film. Although the stabilizing process can be performed in a separate furnace, performing the stabilizing process in the same or a different RTP chamber can provide tighter temperature control. The total time required for conditioning the dielectric film 12 (or 32) using the RTP process can be on the order of several minutes per wafer.

In some implementations, the stabilizing process can is performed while the temperature in the RTP chamber is brought to the temperature for the wet oxidation. The wet oxidation should be performed at a temperature slightly less than the temperature for the stabilizing process so that the properties of the film 12 (or 32) obtained during the stabilizing process are not adversely affected by the subsequent RTP wet oxidation. Thus, in one implementation, the dielectric film 32A initially is subjected to an ambient comprising N.sub.2 at a temperature greater than about 750.degree. C. The wet RTP oxidation subsequently is performed at a temperature in the range of about 500 to 700.degree. C. In an alternative embodiment, the film 32A initially is subjected to the wet RTP oxidation at a temperature in the range of about 500 to 700.degree. C. Subsequently, the oxidized film 32 is subjected to dry N.sub.2 or O.sub.2 at a temperature greater than about 700.degree. C. As previously mentioned, the wet oxidation combined with the higher temperature stabilization can be used to form a crystalline dielectric film.

Once the densification process for the film 32 is complete, the upper electrode 36 is formed, for example, by depositing and patterning a titanium nitride film as shown in FIG. 7.

Although the techniques have been described with respect to memory cells such as DRAMs, the techniques also can be used with other semiconductor devices incorporating insulating or dielectric films, particularly where the as-deposited insulating film is oxygen deficient or more leaky than desired. The foregoing techniques can be used to enhance the oxygen content of the as-deposited dielectric film without adversely affecting other electrical properties of the film or the interface between the dielectric film and an underlying layer.

Other implementations are within the scope of the following claims.

*