Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Level shifter with boost and attenuation programming
Patent Number: 7,417,484 Issued on 08/26/2008 to Voo

Title: Wide-band wide-swing CMOS gain enhancement technique and method therefor
Patent Number: 7,417,483 Issued on 08/26/2008 to Wong,   et al.

Title: Adaptive voltage scaling for an electronics device
Patent Number: 7,417,482 Issued on 08/26/2008 to Elgebaly,   et al.

Title: Controlling signal states and leakage current during a sleep mode
Patent Number: 7,417,481 Issued on 08/26/2008 to Ahsanullah,   et al.

Title: Delay line circuit
Patent Number: 7,417,478 Issued on 08/26/2008 to Kim,   et al.

Title: Circuit and method for generating power up signal
Patent Number: 7,417,475 Issued on 08/26/2008 to Byeon,   et al.

Title: Clock frequency division methods and circuits
Patent Number: 7,417,474 Issued on 08/26/2008 to Jamal

Title: Multi-channel integrated circuit
Patent Number: 7,417,472 Issued on 08/26/2008 to Tumer,   et al.

Title: Voltage comparator having hysteresis characteristics
Patent Number: 7,417,471 Issued on 08/26/2008 to Gong,   et al.

Title: Phase frequency detector with a novel D flip flop
Patent Number: 7,417,470 Issued on 08/26/2008 to Riley

Title: Compensation for leakage current from dynamic storage node variation by the utilization of an automatic self-adaptive keeper
Patent Number: 7,417,469 Issued on 08/26/2008 to Cheng,   et al.

Title: Dynamic and differential CMOS logic with signal-independent power consumption to withstand differential power analysis
Patent Number: 7,417,468 Issued on 08/26/2008 to Verbauwhede,   et al.

Title: Flip-flop circuit and frequency divider using the flip-flop circuit
Patent Number: 7,417,466 Issued on 08/26/2008 to Akahori

Title: N-domino output latch
Patent Number: 7,417,465 Issued on 08/26/2008 to Lundberg,   et al.

Title: Bi-directional signal transmission system
Patent Number: 7,417,464 Issued on 08/26/2008 to Crawford

Title: Wireline transmission circuit
Patent Number: 7,417,463 Issued on 08/26/2008 to Danesh,   et al.

Title: Variable external interface circuitry on programmable logic device integrated circuits
Patent Number: 7,417,462 Issued on 08/26/2008 to Wong,   et al.

Title: Multi-standard transmitter
Patent Number: 7,417,460 Issued on 08/26/2008 to De Laurentiis,   et al.

Title: On-die offset reference circuit block
Patent Number: 7,417,459 Issued on 08/26/2008 to Wilson,   et al.

Title: Gate driving circuit and display apparatus having the same
Patent Number: 7,417,458 Issued on 08/26/2008 to Ahn,   et al.

Title: Scalable non-blocking switching network for programmable logic
Patent Number: 7,417,457 Issued on 08/26/2008 to Pani,   et al.

Title: Dedicated logic cells employing sequential logic and control logic functions
Patent Number: 7,417,456 Issued on 08/26/2008 to Verma,   et al.

Title: Programmable function generator and method operating as combinational, sequential and routing cells
Patent Number: 7,417,455 Issued on 08/26/2008 to Verma,   et al.

Title: Low-swing interconnections for field programmable gate arrays
Patent Number: 7,417,454 Issued on 08/26/2008 to Rahman,   et al.

Title: System and method for dynamically executing a function in a programmable logic array
Patent Number: 7,417,453 Issued on 08/26/2008 to Goodnow,   et al.

Title: Techniques for providing adjustable on-chip termination impedance
Patent Number: 7,417,452 Issued on 08/26/2008 to Wang,   et al.

Title: Leakage power management with NDR isolation devices
Patent Number: 7,417,451 Issued on 08/26/2008 to Kawa

Title: Testing combinational logic die with bidirectional TDI-TMS/TDO chanel circuit
Patent Number: 7,417,450 Issued on 08/26/2008 to Whetsel

Title: Wafer stage storage structure speed testing
Patent Number: 7,417,449 Issued on 08/26/2008 to Posey,   et al.

Title: System to calibrate on-die temperature sensor
Patent Number: 7,417,448 Issued on 08/26/2008 to Lim,   et al.

Title: Probe cards employing probes having retaining portions for potting in a retention arrangement
Patent Number: 7,417,447 Issued on 08/26/2008 to Kister

Title: Probe for combined signals
Patent Number: 7,417,446 Issued on 08/26/2008 to Hayden,   et al.

Title: Probing method and prober for measuring electrical characteristics of circuit devices
Patent Number: 7,417,445 Issued on 08/26/2008 to Sakagawa,   et al.

Title: Method and apparatus for inspecting integrated circuit pattern
Patent Number: 7,417,444 Issued on 08/26/2008 to Shinada,   et al.

Title: Determination of effective resistance between a power sourcing equipment and a powered device
Patent Number: 7,417,443 Issued on 08/26/2008 to Admon,   et al.

Title: Method and apparatus for testing tunnel magnetoresistive effect element, manufacturing method of tunnel magnetoresistive effect element and tunnel magnetoresistive effect element
Patent Number: 7,417,442 Issued on 08/26/2008 to Hachisuka,   et al.

Title: Methods and systems for guarding a charge transfer capacitance sensor for proximity detection
Patent Number: 7,417,441 Issued on 08/26/2008 to Reynolds

Title: Methods and systems for the rapid detection of concealed objects
Patent Number: 7,417,440 Issued on 08/26/2008 to Peschmann,   et al.

Title: Impedance conversion circuit and integrated circuit including thereof
Patent Number: 7,417,439 Issued on 08/26/2008 to Hirabayashi,   et al.

Title: Battery voltage measurement apparatus
Patent Number: 7,417,438 Issued on 08/26/2008 to Miyamoto

Title: Vehicle battery testing assembly
Patent Number: 7,417,437 Issued on 08/26/2008 to Torres

Title: Selectable tap induction coil
Patent Number: 7,417,436 Issued on 08/26/2008 to Chesser,   et al.

Title: Method for generating a homogeneous magnetization in a spatial examination volume of a magnetic resonance installation
Patent Number: 7,417,435 Issued on 08/26/2008 to Diehl

Title: Magnetic resonance imaging system with iron-assisted magnetic field gradient system
Patent Number: 7,417,434 Issued on 08/26/2008 to Overweg

Title: Method, examination apparatus and antenna array for magnetic resonance data acquisition
Patent Number: 7,417,433 Issued on 08/26/2008 to Heid,   et al.

Title: Asymmetric ultra-short gradient coil for magnetic resonance imaging system
Patent Number: 7,417,432 Issued on 08/26/2008 to Overweg

Title: Coil array for magnetic resonance imaging with reduced coupling between adjacent coils
Patent Number: 7,417,431 Issued on 08/26/2008 to Lanz,   et al.

Title: Continuous moving-table MRI contrast manipulation and/or update of scanning parameters
Patent Number: 7,417,430 Issued on 08/26/2008 to Aldefeld,   et al.

Title: Fibre tracking magnetic resonance imaging
Patent Number: 7,417,428 Issued on 08/26/2008 to Hoogenraad,   et al.

Title: Magnetic resonance data acquisition method and apparatus
Patent Number: 7,417,427 Issued on 08/26/2008 to Porter

Title: Continuous observation apparatus and method of magnetic flux distribution
Patent Number: 7,417,425 Issued on 08/26/2008 to Machi,   et al.

Title: Magnetic-field-measuring device
Patent Number: 7,417,424 Issued on 08/26/2008 to Desplats,   et al.

Title: Method of testing a magnetic head for eliminating defective magnetic heads
Patent Number: 7,417,423 Issued on 08/26/2008 to Sudou

Title: Rotary manipulation type input apparatus
Patent Number: 7,417,422 Issued on 08/26/2008 to Kang

Title: Switch to bypass optical diode for reducing power consumption of electrical meters
Patent Number: 7,417,420 Issued on 08/26/2008 to Shuey

Title: Thin film sensor
Patent Number: 7,417,418 Issued on 08/26/2008 to Ayliffe

Title: Spill-resistant beverage container with detection and notification indicator
Patent Number: 7,417,417 Issued on 08/26/2008 to Williams,   et al.

Title: Regulator with load tracking bias
Patent Number: 7,417,416 Issued on 08/26/2008 to Rasmus

Title: Voltage-controlled current source
Patent Number: 7,417,415 Issued on 08/26/2008 to Yen,   et al.

Title: DC-DC converter utilizing a modified Schmitt trigger circuit and method of modulating a pulse width
Patent Number: 7,417,412 Issued on 08/26/2008 to Koh

Title: Method and apparatus for power control
Patent Number: 7,417,410 Issued on 08/26/2008 to Clark, III,   et al.

Title: Power losses reduction in switching power converters
Patent Number: 7,417,409 Issued on 08/26/2008 to Partridge

Title: Method and arrangement for charging capacitors of direct-voltage intermediate circuit of frequency converter
Patent Number: 7,417,408 Issued on 08/26/2008 to Poyhonen,   et al.

Title: Circuit with a switch for charging a battery in a battery capacitor circuit
Patent Number: 7,417,407 Issued on 08/26/2008 to Stuart,   et al.

Title: Electronic apparatus that determines a characteristic of a battery
Patent Number: 7,417,406 Issued on 08/26/2008 to Miwa,   et al.

Title: Power recharger for use with robot cleaner
Patent Number: 7,417,404 Issued on 08/26/2008 to Lee,   et al.

Title: Method and device for operating a drive mechanism
Patent Number: 7,417,401 Issued on 08/26/2008 to Schweizer,   et al.

Title: Motor controller
Patent Number: 7,417,400 Issued on 08/26/2008 to Takeishi,   et al.

Title: Integrated motor device and method of setting and reading driver configuration parameters using driver configuration data embedded in driver control signals
Patent Number: 7,417,399 Issued on 08/26/2008 to Chang

Title: Vacuum pump
Patent Number: 7,417,398 Issued on 08/26/2008 to Kozaki,   et al.

Title: Automated shade control method and system
Patent Number: 7,417,397 Issued on 08/26/2008 to Berman,   et al.

Title: Manual operation device for automotive vehicle
Patent Number: 7,417,396 Issued on 08/26/2008 to Yoshida,   et al.

Title: Switch-based door and ramp interface system
Patent Number: 7,417,395 Issued on 08/26/2008 to Edwards,   et al.

Title: Arrangement for testing a power output stage
Patent Number: 7,417,394 Issued on 08/26/2008 to Bay,   et al.

Title: Load driver capable of suppressing overcurrent
Patent Number: 7,417,393 Issued on 08/26/2008 to Okamura,   et al.

Motion detection circuit and method Number:7,394,503 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Motion detection circuit and method

Abstract: Successive video signals of a first frame and a second frame are received. A signal difference between the video signals is determined and filtered to obtain a luminance difference. A signal sum of the video signals is determined and filtered to obtain a luminance sum. The luminance sum is subtracted from the signal sum to obtain a chrominance difference.

Patent Number: 7,394,503 Issued on 07/01/2008 to Wang,   et al.


Inventors: Wang; Chua-Chin (Kaohsiung, TW), Chang; Chih-Yi (Tainan County, TW), Chang; Fung-Jane (Tainan County, TW)
Assignee: National Sun Yat-Sen University (TW)
Himax Technologies Limited (TW)
Appl. No.: 11/171,995
Filed: June 30, 2005


Current U.S. Class: 348/700
Current International Class: H04N 7/18 (20060101)
Field of Search: 348/663,666,700-702,155


References Cited [Referenced By]

U.S. Patent Documents
4651211 March 1987 Weckenbrock et al.
5430500 July 1995 Hoshino et al.
5502509 March 1996 Kurashita et al.
6512537 January 2003 Shimizu et al.
7046306 May 2006 Zhai et al.
2005/0030381 February 2005 Tanigawa
2006/0268179 November 2006 Renner et al.
Primary Examiner: Natnael; Paulos M
Attorney, Agent or Firm: Kinney & Lange, PA

Claims



What is claimed is:

1. A method for detecting frame motion, comprising the steps of; receiving successive video signals of a first frame and a second frame; determining a signal difference between the video signals; filtering the signal difference to obtain a luminance difference; determining a signal sum of the video signals; filtering the signal sum to obtain a luminance sum; and subtracting the luminance sum from the signal sum to obtain a chrominance difference.

2. The method as claimed in claim 1, wherein the video signals are composite television signals, and each of the video signals comprises luminance and chrominance information.

3. The method as claimed in claim 1, further comprising: delaying the video signal of the first frame after receiving the video signal of the first frame to await the video signal of the second frame; wherein the signal difference is determined by the delayed video signal of the first frame and the video signal of the second frame.

4. The method as claimed in claim 1, wherein the signal difference is filtered by a low-pass filter to obtain the luminance difference; and the signal sum is filtered by a low-pass filter to obtain the luminance sum.

5. The method as claimed in claim 1, further comprising: comparing the luminance difference to a first reference value to obtain a first comparing value; comparing the chrominance difference to a second reference value to obtain a second comparing value; and deciding whether the successive video signals are moving or not according to at least one of the first comparing value and the second comparing value.

6. A method for detecting frame motion, comprising the steps of; delaying a video signal of a first frame; determining a signal difference between the delayed video signal of the first frame and a video signal of a second frame; determining a signal sum of the delayed video signal of the first frame and the video signal of the second frame; deriving a luminance difference from the signal difference; deriving a luminance sum from the signal sum; and obtaining a chrominance difference by subtracting the luminance sum from the signal sum.

7. The method as claimed in claim 6, wherein the video signals are successive composite television signals, and each of the video signals comprises luminance and chrominance information.

8. The method as claimed in claim 6, wherein the signal difference is determined by subtracting the video signal of the second frame from the delayed video signal of the first frame; and the signal sum is determined by adding the video signal of the second frame and the delayed video signal of the first frame.

9. The method as claimed in claim 6, wherein the luminance difference is derived by low-pass filtering the signal difference; and the luminance sum is derived by low-pass filtering the signal sum.

10. The method as claimed in claim 6, further comprising: comparing the luminance difference to a first reference value to obtain a first comparing value; comparing the chrominance difference to a second reference value to obtain a second comparing value; and deciding whether the two video signals are moving or not according to at least one of the first comparing value and the second comparing value.

11. A motion detection circuit, comprising: a frame delay, arranged to delay a video signal of a first frame; a luminance subtracter, arranged to determine a signal difference between the delayed video signal of the first frame and a video signal of a second frame; a luminance digital filter, arranged to derive a luminance difference from the signal difference; an adder, arranged to determine a signal sum of the delayed video signal of the first frame and a video signal of a second frame; a chrominance digital filter, arranged to derive a luminance sum from the signal sum; and a chrominance subtracter, arranged to subtract the luminance sum from the signal sum to obtain a chrominance difference.

12. The motion detection circuit as claimed in claim 11, wherein the video signals are successive composite television signals, and each of the video signals comprises luminance and chrominance information.

13. The motion detection circuit as claimed in claim 11, wherein the luminance subtracter is arranged to subtract the video signal of the second frame from the delayed video signal of the first frame to determine the signal difference; and the adder is arranged to add the video signal of the second frame and the delayed video signal of the first frame to determine the signal sum.

14. The motion detection circuit as claimed in claim 11, wherein the luminance digital filter and the chrominance digital filter are low-pass filters.

15. The motion detection circuit as claimed in claim 11, further comprising: a luminance comparator, arranged to compare the luminance difference to a first reference value to obtain a first comparing value; a chrominance comparator, arranged to compare the chrominance difference to a second reference value to obtain a second comparing value; and a logic gate, arranged to decide whether the two video signals are moving or not according to at least one of the first comparing value and the second comparing value.
Description



BACKGROUND

1. Field of Invention

The present invention relates to color television systems. More particularly, the present invention relates to a motion detection circuit and method for video decoders.

2. Description of Related Art

In composite video television systems such as NTSC and PAL, luminance and chrominance information share a portion of the total signal bandwidth. In NTSC, for example, chrominance information is encoded on a sub-carrier of 3.579545 MHz. Within the chrominance band which extends from roughly 2.3 MHz to 4.2 MHz, both the chrominance and luminance spectra are intermingled. A television decoder extracts both luminance information and chrominance information from composite signals. Since different comb filters are separately needed for decoding static pictures and motion pictures, a decision circuit, called a motion detection circuit, is used to decide whether the pictures are moving or not.

A composite NTSC video signal can be simply represented as a combination of luminance information (Y) and chrominance information (C). Generally, the luminance information is of the lower frequency components of the composite NTSC video signal, and the chrominance information is of the higher frequency components of the composite NTSC video signal.

FIG. 1 illustrates a schematic view of composite NTSC video signals of three successive frames in a conventional signal encoding manner. The composite NTSC video signals of the first, second and third frames are encoded as Y+C, Y-C and Y+C, respectively, in consideration of the sub-carrier balance. In other words, the luminance information and chrominance information of adjacent frames are of opposite phase relations.

FIG. 2A is a schematic circuit diagram of a conventional motion detection circuit 200, which has two processing paths for respectively detecting luminance and chrominance information of video signals. A video signal comprising both luminance and chrominance information is received and passes through frame delays 202 and 212. The difference in luminance information between two successive frames is determined by a subtracter 203, rectified by a digital filter 204 and an absolute circuit 206 (i.e. for obtaining absolute value), and compared to a reference value in a comparator 208.

FIG. 2B is a partial circuit diagram of the chrominance processing path in FIG. 2A, especially illustrating the processing of the video signals of successive frames. The difference in chrominance information between two frames Y+C3 and Y+C1 spaced one frame apart as Y-C2 is determined by a subtracter 213, rectified by an absolute circuit 216, and compared with another reference value in a comparator 218. A logic gate 210 decides whether the successive video signals are moving or not according to at least one of the first comparing value and the second comparing value from the comparators 208 and 218.

Since the video signals of adjacent frames have opposite phase relations of luminance and chrominance information, the conventional motion detection circuit 200 needs two frame delays 202 and 212 to deal with the chrominance information. However, the frame buffers of the frame delays are very large and expensive, such that the conventional motion detection circuit is inadequate for products.

SUMMARY

It is therefore an aspect of the present invention to provide a method for detecting frame motion, which simplifies the conventional method having more frame delay steps.

According to one preferred embodiment of the present invention, successive video signals of a first frame and a second frame are received. A signal difference between the video signals is determined and filtered to obtain a luminance difference. A signal sum of the video signals is determined and filtered to obtain a luminance sum. The luminance sum is subtracted from the signal sum to obtain a chrominance difference.

According to another preferred embodiment of the present invention, a video signal of a first frame is delayed. A signal difference between the delayed video signal of the first frame and a video signal of a second frame and a signal sum of the delayed video signal of the first frame and the video signal of the second frame are determined. A luminance difference is derived from the signal difference. A luminance sum is derived from the signal sum, and a chrominance difference is obtained by subtracting the luminance sum from the signal sum.

It is another aspect of the present invention to provide a motion detection circuit, which omits one frame delay to reduce the occupied area and decrease the cost thereof. According to one preferred embodiment of the present invention, the motion detection circuit has a frame delay, a luminance subtracter, a luminance digital filter, an adder, a chrominance digital filter and a chrominance subtracter. The frame delay delays a video signal of a first frame. The luminance subtracter determines a signal difference between the delayed video signal of the first frame and a video signal of a second frame. The luminance digital filter derives a luminance difference from the signal difference. The adder determines a signal sum of the delayed video signal of the first frame and a video signal of a second frame. The chrominance digital filter derives a luminance sum from the signal sum. The chrominance subtracter subtracts the luminance sum from the signal sum to obtain a chrominance difference.

In conclusion, the invention omits one frame delay of the conventional motion detection circuit, such that the large occupied area is reduced and the high cost due to the expensive frame buffers is also decreased. It is to be understood that both the foregoing general description and the following detailed description are examples and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features, aspects and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings where:

FIG. 1 illustrates a schematic view of composite NTSC video signals of three successive frames in a conventional signal encoding manner;

FIG. 2A is a schematic circuit diagram of a conventional motion detection circuit;

FIG. 2B is a partial circuit diagram of the chrominance processing path in FIG. 2A;

FIG. 3A is a schematic circuit diagram of one preferred embodiment of the present invention;

FIG. 3B is a partial circuit diagram of the luminance and chrominance processing paths in FIG. 3A;

FIG. 4 is a flow chart of one preferred embodiment of the present invention; and

FIG. 5 is a flow chart of another preferred embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.

The present invention uses a digital filter and an adder instead of one frame delay used in the conventional motion detection circuit as mentioned above. Moreover, the present invention needs only two frames to decide whether the successive video signals are moving or not, rather than three frames of the conventional motion detection circuit and method.

For easy interpretation, in the following embodiments, the video signal of the first frame is defined as Y1+C1, and the video signal of the second frame is defined as Y2-C2, referring to the conventional signal encoding manner as illustrated in FIG. 1. Moreover, persons skilled in the art should understand that circuit components of different functions in the preferred embodiments can be combined, separated or integrated with other circuits according to the design requirements, and are not limited by the following descriptions and drawings.

FIG. 3A is a schematic circuit diagram of one preferred embodiment of the present invention. FIG. 3B is a partial circuit diagram of the luminance and chrominance processing paths in FIG. 3A, especially illustrating the detailed processing of the video signals of successive frames. A motion detection circuit 300 has a frame delay 302, a luminance subtracter 303, a luminance digital filter 304, an adder 313, a chrominance digital filter 314 and a chrominance subtracter 316.

The frame delay 302 delays a video signal of a first frame Y1+C1. The luminance subtracter 303 determines a signal difference Y1-Y2+C1+C2 between the delayed video signal of the first frame Y1+C1 and a video signal of a second frame Y2-C2. The luminance digital filter 304 derives a luminance difference Y1-Y2 from the signal difference Y1-Y2+C1+C2.

The adder 313 determines a signal sum Y1+Y2+C1-C2 of the delayed video signal of the first frame Y1+C1 and a video signal of a second frame Y2-C2. The chrominance digital filter 314 derives a luminance sum Y1+Y2 from the signal sum Y1+Y2+C1-C2. The chrominance subtracter 315 subtracts the luminance sum Y1+Y2 from the signal sum Y1+Y2+C1-C2 to obtain a chrominance difference C1-C2.

More precisely, the video signals are successive composite television signals, such as composite NTSC video signals, each of which having luminance and chrominance information. The luminance subtracter 303 subtracts the video signal of the second frame Y2-C2 from the delayed video signal of the first frame Y1+C1 to determine the signal difference Y1-Y2+C1+C2. The adder 313 adds the video signal of the second frame Y2-C2 and the delayed video signal of the first frame Y1+C1 to determine the signal sum Y1+Y2+C1-C2. The luminance digital filter 304 and the chrominance digital filter 314 are low-pass filters. Furthermore, absolute circuits 306 and 308 are optionally used to ensure that the luminance difference Y1-Y2 and the chrominance difference C1-C2 are preferably positive values.

In addition, the motion detection circuit 300 further has a luminance comparator 308, a chrominance comparator 318 and a logic gate 310. The luminance comparator 308 compares the luminance difference Y1-Y2 to a first reference value to obtain a first comparing value. The chrominance comparator 318 compares the chrominance difference C1-C2 to a second reference value to obtain a second comparing value. The logic gate 310 decides whether the two video signals are moving or not according to at least one of the first comparing value and the second comparing value, and further can generate a motion detection signal for indicating it.

Besides the abovementioned motion detection circuit, the preferred embodiments of the present invention also provide methods for detecting frame motion in two aspects as follows. These two preferred embodiments can both simplify the conventional method, and thus only two frames are needed for deciding frame motion.

FIG. 4 is a flow chart of one preferred embodiment of the present invention. For clarity, the following descriptions are made with reference to FIGS. 3A and 3B. Successive video signals of a first frame Y1+C1 and a second frame Y2-C2 are received (step 402). A signal difference Y1-Y2+C1+C2 between the video signals Y1+C1 and Y2-C2 is determined (step 403) and filtered to obtain a luminance difference Y1-Y2 (step 404). A signal sum Y1+Y2+C1-C2 of the video signals Y1+C1 and Y2-C2 is determined (step 413) and filtered to obtain a luminance sum Y1+Y2 (step 414). The luminance sum Y1+Y2 is subtracted from the signal sum Y1+Y2+C1-C2 to obtain a chrominance difference C1-C2 (step 415).

More precisely, the video signals are composite television signals, such as composite NTSC video signals, each of which having luminance and chrominance information. After receiving the video signal of the first frame Y1+C1, the video signal of the first frame Y1+C1 is delayed to await the video signal of the second frame Y2-C2.

The signal difference Y1-Y2+C1+C2 is determined by the delayed video signal of the first frame Y1+C1 and the video signal of the second frame Y2-C2. The signal difference Y1-Y2+C1+C2 is filtered by a low-pass filter to obtain the luminance difference Y1-Y2, and the signal sum Y1+Y2+C1-C2 is filtered by a low-pass filter to obtain the luminance sum Y1+Y2. Furthermore, absolute circuits are optionally used to ensure that the luminance difference Y1-Y2 and the chrominance difference C1-C2 are preferably positive values.

In addition, the luminance difference Y1-Y2 is compared to a first reference value to obtain a first comparing value (step 408), and the chrominance difference C1-C2 is compared to a second reference value to obtain a second comparing value (step 418). Whether the successive video signals Y1+C1 and Y2-C2 are moving or not is decided according to at least one of the first comparing value and the second comparing value (step 410).

FIG. 5 is a flow chart of another preferred embodiment of the present invention. For clarity, the following descriptions are made with reference to FIGS. 3A and 3B. A video signal of a first frame Y1+C1 is delayed (step 502). A signal difference Y1-Y2+C1+C2 between the delayed video signal of the first frame Y1+C1 and a video signal of a second frame Y2-C2 and a signal sum Y1+Y2+C1-C2 of the delayed video signal of the first frame Y1+C1 and the video signal of the second frame Y2-C2 are determined (steps 503 and 513). A luminance difference Y1-Y2 is derived from the signal difference Y1-Y2+C1+C2 (step 504). A luminance sum Y1+Y2 is derived from the signal sum Y1+Y2+C1-C2 (step 514), and a chrominance difference C1-C2 is obtained by subtracting the luminance sum Y1+Y2 from the signal sum Y1+Y2+C1-C2 (step 515).

More precisely, the video signals are successive composite television signals, such as composite NTSC video signals, each of which having luminance and chrominance information. The signal difference Y1-Y2+C1+C2 is determined by subtracting the video signal of the second frame Y2-C2 from the delayed video signal of the first frame Y1+C1. The signal sum Y1+Y2+C1-C2 is determined by adding the video signal of the second frame Y2-C2 and the delayed video signal of the first frame Y1+C1. The luminance difference Y1-Y2 is derived by low-pass filtering the signal difference Y1-Y2+C1+C2, and the luminance sum Y1+Y2 is derived by low-pass filtering the signal sum Y1+Y2+C1-C2. Furthermore, absolute circuits are optionally used to ensure that the luminance difference Y1-Y2 and the chrominance difference C1-C2 are preferably positive values.

In addition, the luminance difference Y1-Y2 is compared to a first reference value to obtain a first comparing value (step 508), and the chrominance difference C1-C2 is compared to a second reference value to obtain a second comparing value (step 518). Whether the two video signals Y1+C1 and Y2-C2 are moving or not is decided according to at least one of the first comparing value and the second comparing value (step 510).

In conclusion, the motion detection circuit of the preferred embodiment omits one frame delay. The occupied area and the frame buffers are reduced, such that the chip size can be shrunk and the cost also can be decreased. Moreover, the methods of the preferred embodiments omit one frame delay step and need only two frames rather than three frames, thus simplifying the conventional method.

It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

*


Free Web Sudoku Puzzles.
Solve with your browser.
              8  
7 1   5   4      
  6   2     1   9
      4 9       8
    4       7    
2       1 8      
9   8     1   2  
      9   7   3 5
  4              
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!