Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Elastomer interposer with voids in a compressive loading system
Patent Number: 7,436,057 Issued on 10/14/2008 to Long,   et al.

Title: Electronic component package
Patent Number: 7,436,056 Issued on 10/14/2008 to Cheung,   et al.

Title: Packaging method of a plurality of chips stacked on each other and package structure thereof
Patent Number: 7,436,055 Issued on 10/14/2008 to Hu

Title: MEMS microphone with a stacked PCB package and method of producing the same
Patent Number: 7,436,054 Issued on 10/14/2008 to Zhe

Title: Optical device and method for fabricating the same
Patent Number: 7,436,053 Issued on 10/14/2008 to Minamio,   et al.

Title: Repatterned integrated circuit chip package
Patent Number: 7,436,052 Issued on 10/14/2008 to Gerstenhaber,   et al.

Title: Component for fabricating an electronic device and method of fabricating an electronic device
Patent Number: 7,436,051 Issued on 10/14/2008 to Noguchi,   et al.

Title: Semiconductor device having a flexible printed circuit
Patent Number: 7,436,050 Issued on 10/14/2008 to Yamazaki,   et al.

Title: Lead frame, semiconductor chip package using the lead frame, and method of manufacturing the semiconductor chip package
Patent Number: 7,436,049 Issued on 10/14/2008 to Youn,   et al.

Title: Multichip leadframe package
Patent Number: 7,436,048 Issued on 10/14/2008 to Ha,   et al.

Title: Wafer having scribe lanes suitable for sawing process, reticle used in manufacturing the same, and method of manufacturing the same
Patent Number: 7,436,047 Issued on 10/14/2008 to Yang

Title: Semiconductor device and manufacturing method of the same
Patent Number: 7,436,046 Issued on 10/14/2008 to Kondo,   et al.

Title: Gallium nitride-based semiconductor device
Patent Number: 7,436,045 Issued on 10/14/2008 to Kobayakawa,   et al.

Title: Electrical fuses comprising thin film transistors (TFTS), and methods for programming same
Patent Number: 7,436,044 Issued on 10/14/2008 to Khan,   et al.

Title: N-well and N.sup.+ buried layer isolation by auto doping to reduce chip size
Patent Number: 7,436,043 Issued on 10/14/2008 to Sung,   et al.

Title: Circuit for driving gate of power MOSFET
Patent Number: 7,436,042 Issued on 10/14/2008 to Ryoo,   et al.

Title: Electrostatic discharge protection circuit using a double-triggered silicon controlling rectifier
Patent Number: 7,436,041 Issued on 10/14/2008 to Ker,   et al.

Title: Method and apparatus for diverting void diffusion in integrated circuit conductors
Patent Number: 7,436,040 Issued on 10/14/2008 to Allman,   et al.

Title: Gallium nitride semiconductor device
Patent Number: 7,436,039 Issued on 10/14/2008 to Zhu,   et al.

Title: Visible/near infrared image sensor array
Patent Number: 7,436,038 Issued on 10/14/2008 to Engelmann,   et al.

Title: Moisture resistant pressure sensors
Patent Number: 7,436,037 Issued on 10/14/2008 to Kurtz,   et al.

Title: PMOS transistor of semiconductor device, semiconductor device comprising the same, and method for manufacturing the same
Patent Number: 7,436,036 Issued on 10/14/2008 to Lee

Title: Method of fabricating a field effect transistor structure with abrupt source/drain junctions
Patent Number: 7,436,035 Issued on 10/14/2008 to Murthy,   et al.

Title: Metal oxynitride as a pFET material
Patent Number: 7,436,034 Issued on 10/14/2008 to Callegari,   et al.

Title: Tri-gated molecular field effect transistor and method of fabricating the same
Patent Number: 7,436,033 Issued on 10/14/2008 to Park,   et al.

Title: Semiconductor integrated circuit comprising read only memory, semiconductor device comprising the semiconductor integrated circuit, and manufacturing method of the semiconductor integrated cir
Patent Number: 7,436,032 Issued on 10/14/2008 to Kato

Title: Device for implementing an inverter having a reduced size
Patent Number: 7,436,031 Issued on 10/14/2008 to Kitabatake,   et al.

Title: Strained MOSFETs on separated silicon layers
Patent Number: 7,436,030 Issued on 10/14/2008 to Yang,   et al.

Title: High performance CMOS device structures and method of manufacture
Patent Number: 7,436,029 Issued on 10/14/2008 to Doris,   et al.

Title: One-time programmable read only memory and operating method thereof
Patent Number: 7,436,028 Issued on 10/14/2008 to Yang,   et al.

Title: Semiconductor device and fabrication method for the same
Patent Number: 7,436,027 Issued on 10/14/2008 to Ogawa,   et al.

Title: Semiconductor device comprising a superlattice channel vertically stepped above source and drain regions
Patent Number: 7,436,026 Issued on 10/14/2008 to Kreps

Title: Termination structures for super junction devices
Patent Number: 7,436,025 Issued on 10/14/2008 to Zhu,   et al.

Title: Semiconductor device and method of manufacturing the same
Patent Number: 7,436,024 Issued on 10/14/2008 to Kumagai,   et al.

Title: High blocking semiconductor component comprising a drift section
Patent Number: 7,436,023 Issued on 10/14/2008 to Hirler,   et al.

Title: Enhancing Schottky breakdown voltage (BV) without affecting an integrated MOSFET-Schottky device layout
Patent Number: 7,436,022 Issued on 10/14/2008 to Bhalla,   et al.

Title: Dense trench MOSFET with decreased etch sensitivity to deposition and etch processing
Patent Number: 7,436,021 Issued on 10/14/2008 to Hao,   et al.

Title: Flash memory with metal-insulator-metal tunneling program and erase
Patent Number: 7,436,020 Issued on 10/14/2008 to Forbes

Title: Non-volatile memory cells shaped to increase coupling to word lines
Patent Number: 7,436,019 Issued on 10/14/2008 to Lutze,   et al.

Title: Discrete trap non-volatile multi-functional memory device
Patent Number: 7,436,018 Issued on 10/14/2008 to Bhattacharyya

Title: Semiconductor integrated circuit using a selective disposable spacer
Patent Number: 7,436,017 Issued on 10/14/2008 to Lee,   et al.

Title: MIM capacitor with a cap layer over the conductive plates
Patent Number: 7,436,016 Issued on 10/14/2008 to Barth,   et al.

Title: Driver for driving a load using a charge pump circuit
Patent Number: 7,436,015 Issued on 10/14/2008 to Tanaka,   et al.

Title: Method of fabricating storage capacitor in semiconductor memory device, and storage capacitor structure
Patent Number: 7,436,014 Issued on 10/14/2008 to Son

Title: Ferroelectric memory device
Patent Number: 7,436,013 Issued on 10/14/2008 to Miyazawa,   et al.

Title: Solid state imaging apparatus and method for fabricating the same
Patent Number: 7,436,012 Issued on 10/14/2008 to Mori,   et al.

Title: CMOS image sensor
Patent Number: 7,436,011 Issued on 10/14/2008 to Chen,   et al.

Title: Solid state imaging apparatus, method for driving the same and camera using the same
Patent Number: 7,436,010 Issued on 10/14/2008 to Mori,   et al.

Title: Via structures and trench structures and dual damascene structures
Patent Number: 7,436,009 Issued on 10/14/2008 to Huang,   et al.

Title: Semiconductor device
Patent Number: 7,436,004 Issued on 10/14/2008 to Shimoida,   et al.

Title: Vertical thyristor for ESD protection and a method of fabricating a vertical thyristor for ESD protection
Patent Number: 7,436,003 Issued on 10/14/2008 to Jumpertz,   et al.

Title: Surface-mountable radiation-emitting component
Patent Number: 7,436,002 Issued on 10/14/2008 to Brunner,   et al.

Title: Vertical GaN-based LED and method of manufacturing the same
Patent Number: 7,436,001 Issued on 10/14/2008 to Lee,   et al.

Title: Two dimensional light source using light emitting diode and liquid crystal display device using the two dimensional light source
Patent Number: 7,436,000 Issued on 10/14/2008 to Kim,   et al.

Title: Semiconductor chip for optoelectronics and method for the production thereof
Patent Number: 7,435,999 Issued on 10/14/2008 to Windisch,   et al.

Title: Semiconductor device, method of manufacturing the same, electro-optic device and electronic apparatus with a protective film
Patent Number: 7,435,998 Issued on 10/14/2008 to Kondo

Title: Component comprising a large number of light-emitting-diode chips
Patent Number: 7,435,997 Issued on 10/14/2008 to Arndt,   et al.

Title: Nanowire light emitting device and method of fabricating the same
Patent Number: 7,435,996 Issued on 10/14/2008 to Jin,   et al.

Title: Phosphor, semiconductor light emitting device, and fabrication method thereof
Patent Number: 7,435,995 Issued on 10/14/2008 to Ueda

Title: Semiconductor device and method for fabricating the same
Patent Number: 7,435,994 Issued on 10/14/2008 to Ueda

Title: High temperature, high voltage SiC void-less electronic package
Patent Number: 7,435,993 Issued on 10/14/2008 to Autry,   et al.

Title: Active matrix type organic electroluminescent display device and method of manufacturing the same
Patent Number: 7,435,992 Issued on 10/14/2008 to Choi,   et al.

Title: Micromechanical sensor
Patent Number: 7,435,991 Issued on 10/14/2008 to Baer,   et al.

Title: Arrangement for testing semiconductor chips while incorporated on a semiconductor wafer
Patent Number: 7,435,990 Issued on 10/14/2008 to Keller,   et al.

Title: Semiconductor device with layer containing polysiloxane compound
Patent Number: 7,435,989 Issued on 10/14/2008 to Nakayama,   et al.

Title: Semiconductor device including a MOSFET having a band-engineered superlattice with a semiconductor cap layer providing a channel
Patent Number: 7,435,988 Issued on 10/14/2008 to Mears,   et al.

Title: Forming a type I heterostructure in a group IV semiconductor
Patent Number: 7,435,987 Issued on 10/14/2008 to Chui,   et al.

Title: System and method for detecting repeating defects in a light-management film
Patent Number: 7,435,986 Issued on 10/14/2008 to Capaldo,   et al.

Title: Zero-crossing point detection circuit
Patent Number: 7,435,985 Issued on 10/14/2008 to Kuo

Title: Imaging optical system and exposure apparatus
Patent Number: 7,435,984 Issued on 10/14/2008 to Sentoku,   et al.

Title: Device for injecting electromagnetic radiation into a reactor
Patent Number: 7,435,983 Issued on 10/14/2008 to Benje

Title: Laser-driven light source
Patent Number: 7,435,982 Issued on 10/14/2008 to Smith

Title: Electron beam sterilizer
Patent Number: 7,435,981 Issued on 10/14/2008 to Naka,   et al.

Title: Electron beam irradiation device
Patent Number: 7,435,980 Issued on 10/14/2008 to Nakao

Title: Optical device and method of manufacture
Patent Number: 7,435,979 Issued on 10/14/2008 to Ryzi,   et al.

Order-independent transparency rendering system and method Number:6,989,840 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Order-independent transparency rendering system and method

Abstract: A system, method and computer program product are provided for transparency rendering in a graphics pipeline. Initially, colored-transparency information is collected from a plurality of depth layers (i.e. colored-transparency layers, etc.) in a scene to be rendered. The collected colored-transparency information is then stored in memory. The colored-transparency information from the depth layers may then be blended in a predetermined order.

Patent Number: 6,989,840 Issued on 01/24/2006 to Everitt,   et al.


Inventors: Everitt; Cass W. (Pflugerville, TX); Bastos; Rui M. (Santa Clara, CA); Kilgard; Mark J. (Austin, TX)
Assignee: NVIDIA Corporation (Santa Clara, CA)
Appl. No.: 944988
Filed: August 31, 2001

Current U.S. Class: 345/592; 345/422; 345/581
Current Intern'l Class: G09G 5/02     (20060101)
Field of Search: 345/581,582,589,422,421,426


References Cited [Referenced By]

U.S. Patent Documents
5920687Jul., 1999Winner et al.
6008820Dec., 1999Chauvin et al.
6326964Dec., 2001Snyder et al.
6411294Jun., 2002Furuhashi et al.
6466210Oct., 2002Carlsen et al.
6630945Oct., 2003MacInnis et al.
6670955Dec., 2003Morein.


Other References

Shade, J. et al. "Layered Depth Images".
Tom Duff, "Compositing 3-D Rendered Images", Jul. 22-26, 1985, Murray Hill, NJ.
Segal et al, The Open GL® Graphics System: A Specification (Version 1.3), Aug. 14, 2001, Mountain View, CA.
Mammen, Abraham et al., "Rendering Transparency and Antialiasing Algorithims Implemented withe the Virtual Pixel Maps Technique", IEEE Computer Graphics & Applications, pp. 45-55, Jul. 1989.

Primary Examiner: Razavi; Michael
Assistant Examiner: Harrison; Chante′
Attorney, Agent or Firm: Zilka-Kotab, PC

Parent Case Text



RELATED APPLICATION(S)

The present application is related to co-pending applications entitled "SYSTEM AND METHOD FOR USING AND COLLECTING INFORMATION FROM A PLURALITY OF DEPTH LAYERS" filed concurrently herewith under Ser. No. 09/945,444 and naming the same inventors as the present application, and "SYSTEM AND METHOD FOR DUAL-DEPTH SHADOW MAPPING" filed concurrently herewith under Ser. No. 09/944,990 and naming the same inventors as the present application, which are each incorporated herein by reference in their entirety.
Claims



What is claimed is:

1. A method for transparency rendering in a graphics pipeline, comprising:

(a) collecting colored-transparency information from a plurality of depth layers in a scene to be rendered utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer;

(b) storing the collected colored-transparency information in memory; and

(c) blending the colored-transparency information from the depth layers in a predetermined order;

 wherein a first rendering pass and at least one additional rendering pass are executed, and a shadow-mapping feature is enabled during the at least one additional rendering pass for defining a previous depth layer.

2. The method as recited in claim 1, wherein the colored-transparency information is collected from at least two depth layers.

3. The method as recited in claim 1, wherein the colored-transparency information is stored in a plurality of texture maps.

4. The method as recited in claim 3, wherein each of the texture maps corresponds with one of the depth layers.

5. The method as recited in claim 4, wherein the texture maps are stored in memory.

6. The method as recited in claim 1, and further comprising rendering opaque objects in the scene.

7. The method as recited in claim 6, the opaque objects in the scene are rendered prior to blending the colored-transparency information therewith.

8. The method as recited in claim 1, wherein the memory includes a frame buffer.

9. The method as recited in claim 1, wherein the blending includes linear blending.

10. The method as recited in claim 3, wherein the first rendering pass produces a shadow map relating to the first depth layer.

11. A method for transparency rendering in a graphics pipeline, comprising:

(a) collecting colored-transparency information from a plurality of depth layers in a scene to be rendered utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer;

(b) storing the collected colored-transparency information in memory; and

(c) blending the colored-transparency information from the depth layers in a predetermined order;

 wherein the depth peeling includes executing a first rendering pass for collecting colored-transparency information relating to a first depth layer, and executing additional rendering passes for collecting additional colored-transparency information relating to additional depth layers;

 wherein a shadow-mapping feature is enabled during the additional rendering passes for defining a previous depth layer.

12. The method as recited in claim 3, wherein the additional rendering passes are taken from the same eye position from which the first rendering pass is taken.

13. The method as recited in claim 1, wherein the colored-transparency information is collected utilizing the depth peeling including executing the first rendering pass for generating a shadow map from which first colored-transparency information relating to a first depth layer is collected, and executing a plurality of the additional rendering passes with the shadow-mapping feature enabled and from the same eye position from which the first rendering pass is taken for collecting additional colored-transparency information relating to additional depth layers.

14. The method as recited in claim 13, wherein the additional colored-transparency information relating to the additional depth layers is collected by removing a portion of the scene associated with the previous depth layer.

15. The method as recited in claim 14, wherein the additional colored-transparency information relating to the additional depth layers is collected by performing a test to determine which portion of the scene to remove.

16. The method as recited in claim 15, wherein the test determines whether the portion of the scene is behind the previous depth layer.

17. The method as recited in claim 16, wherein the portion of the scene is removed upon the test determining that the portion of the scene is behind the previous depth layer.

18. The method as recited in claim 17, wherein the test calculates a difference between a previous z-value relating to the previous depth layer and a present z-value relating to one of the additional depth layers.

19. The method as recited in claim 18, wherein the portion of the scene is removed upon no difference being calculated between the previous z-value relating to the previous depth layer and the present z-value relating to one of the additional depth layers.

20. The method as recited in claim 19, wherein the z-values relating to all depth layers are produced with the same interpolation-related method for improving an accuracy of the test.

21. A computer program product for transparency rendering in a graphics pipeline, comprising:

(a) computer code for collecting colored-transparency information from a plurality of depth layers in a scene to be rendered utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer;

(b) computer code for storing the collected colored-transparency information in memory; and

(c) computer code for blending the colored-transparency information from the depth layers in a predetermined order;

 wherein a first rendering pass and at least one additional rendering pass are executed, and a shadow-mapping feature is enabled during the at least one additional rendering pass for defining a previous depth layer.

22. A system for transparency rendering in a graphics pipeline, comprising:

(a) logic for collecting colored-transparency information from a plurality of depth layers in a scene to be rendered utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer;

(b) memory for storing the collected colored-transparency information; and

(c) a renderer coupled to the memory for blending the colored-transparency information from the depth layers in a predetermined order;

 wherein a first rendering pass and at least one additional rendering pass are executed, and a shadow-mapping feature is enabled during the at least one additional rendering pass for defining a previous depth layer.

23. A system for transparency rendering in a graphics pipeline, comprising:

(a) logic for collecting colored-transparency information from a plurality of depth layers in a scene to be rendered utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer;

(b) memory for storing the collected colored-transparency information; and

(c) register combiners coupled to the memory for blending the colored-transparency information from the depth layers in a predetermined order;

 wherein a first rendering pass and at least one additional rendering pass are executed, and a shadow-mapping feature is enabled during the at least one additional rendering pass for defining a previous depth layer.

24. A method for transparency rendering in a graphics pipeline, comprising:

(a) collecting colored-transparency information from at least two depth layers in a scene utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer;

(b) storing the collected colored-transparency information in the form of a plurality of texture maps;

(c) rendering the opaque objects in the scene;

(d) storing the rendering of the opaque objects in memory;

(e) identifying one of the depth layers to be blended;

(f) blending the colored-transparency information from the identified depth layer with contents of the memory utilizing a corresponding one of the texture maps;

(g) storing results of (f) in the memory; and

(h) repeating acts (e)-(g);

 wherein a first rendering pass and at least one additional rendering pass are executed, and a shadow-mapping feature is enabled during the at least one additional rendering pass for defining a previous depth layer.

25. A computer program product for transparency rendering in a graphics pipeline, comprising:

(a) computer code for collecting colored-transparency information from at least two depth layers in a scene utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer;

(b) computer code for storing the collected colored-transparency information in the form of a plurality of texture maps;

(c) computer code for rendering opaque objects in the scene;

(d) computer code for storing the opaque object in memory;

(e) computer code for identifying one of the depth layers to be blended;

(f) computer code for blending the colored-transparency information from the identified depth layer with contents of the memory utilizing a corresponding one of the texture maps;

(g) computer code for storing results of (f) in the memory; and

(h) computer code for repeating (e)-(g);

 wherein a first rendering pass and at least one additional rendering pass are executed, and a shadow-mapping feature is enabled during the at least one additional rendering pass for defining a previous depth layer.

26. A method for transparency rendering in a graphics pipeline, comprising:

(a) collecting colored-transparency information from a plurality of depth layers in a scene to be rendered utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer, by:

(i) executing a first rendering pass for generating a shadow map and for collecting first colored-transparency information relating to a first depth layer, and

(ii) executing additional rendering passes with a shadow-mapping feature enabled and from the same eye position from which the first rendering pass is taken for generating additional shadow maps and for collecting additional colored-transparency information relating to additional depth layers;

(b) storing the collected colored-transparency information in memory; and

(c) blending the colored-transparency information from the depth layers;

 wherein the shadow-mapping feature is enabled during the additional rendering passes for defining a previous depth layer.

27. A computer program product for transparency rendering in a graphics pipeline, comprising:

(a) computer code for collecting colored-transparency information from a plurality of depth layers in a scene to be rendered utilizing depth peeling including peeling each portion of a scene in relation to a constraining depth layer, by:

(i) executing a first rendering pass for generating a shadow map and for collecting first colored-transparency information relating to a first depth layer, and

(ii) executing additional rendering passes with a shadow mapping feature enabled and from the same eye position from which the first rendering pass is taken for generating additional shadow maps and for collecting additional colored-transparency information relating to additional depth layers;

(b) computer code for storing the collected colored-transparency information in memory; and

(c) computer code for blending the colored-transparency information from the depth layers;

 wherein the shadow-mapping feature is enabled during the additional rendering passes for defining a previous death layer.
Description



FIELD OF THE INVENTION

The present invention relates to computer graphics, and more particularly to rendering at least partially transparent objects in a graphics pipeline.

BACKGROUND OF THE INVENTION

A major objective in graphics rendering is to produce images that are so realistic that the observer believes the image is real. A fundamental difficulty in achieving total visual realism is the complexity of accurately representing real-world visual effects. A scene can include a wide variety of textures, subtle color gradations, reflections, translucency, etc.

Transparency is particularly difficult to implement in a graphics pipeline due to many stringent requirements. In particular, per-fragment depth sorting is necessary for producing correct transparency rendering. While per-primitive sorting may be handled by a central processing unit (CPU), it is impossible to implement per-fragment sorting in most dedicated graphics pipelines. Moreover, any intersections among the objects/primitives frustrate the transparency calculations, since sorting order is not possible to establish at the primitive level. Since object intersection is often prevalent, transparency can simply not be handled by most dedicated graphics hardware.

The foregoing requirements are frustrating for most graphics application developers, because the natural order of scene traversal in a graphics pipeline (i.e. usually one object at a time) rarely satisfies these requirements. Objects can be complex, with their own transformation hierarchies. Even more troublesome, with advanced dedicated graphics hardware, the vertices and fragments of objects may be altered by user-defined per-vertex or per-fragment operations. When these features are employed, it becomes intractable to guarantee that fragments will arrive in sorted order for each pixel.

There is thus a need for handling transparency in a dedicated graphics pipeline without being frustrated by the requirements of the prior art.

DISCLOSURE OF THE INVENTION

A system, method and computer program product are provided for transparency rendering in a graphics pipeline. Initially, colored-transparency information is collected from a plurality of depth layers (i.e. colored-transparency layers, etc.) in a scene to be rendered. The collected colored-transparency information is then stored in memory. The colored-transparency information from the depth layers may then be blended in a predetermined order.

In one embodiment, the colored-transparency information may be collected from at least two depth layers in a scene (i.e. the closest visible transparent layer and the closest opaque layer). Further, the colored-transparency information may be stored in a plurality of texture maps. Each of the texture maps may correspond with one of the depth layers.

Prior to blending the colored-transparency information, the opaque objects in the scene may be rendered. Further, the memory may include a frame buffer. As yet another option, the blending may include linear blending.

In another embodiment, the collection and blending of the colored-transparency information from the depth layers may be done in multiple rendering passes. In the alternative, a register-combiner architecture may be utilized.

In the multiple rendering pass embodiment, colored-transparency information relating to a first depth layer may be collected during a first rendering pass. As an option, the depth information relating to the first depth layer may take the form of a shadow map to be used by subsequent rendering passes. The colored-transparency information relating to the first depth layer may take the form of a texture map to be used for rendering the final scene with transparency.

In a similar manner, the colored-transparency information relating to the at least one additional depth layer may be collected during at least one additional rendering pass. The at least one additional rendering pass may be taken from the same eye position from which a previous rendering pass is taken. A shadow-mapping feature may be enabled during the at least one additional rendering pass. Of course, the rendering passes may output depth layers in any form without the use of shadow-mapping techniques, and colored-transparency information may just as easily be collected from such rendering results. The depth information relating to the at least one additional depth layer may take the form of a shadow map to be used by subsequent rendering passes, and the colored-transparency information relating to the at least one additional depth layer may take the form of a texture map to be used for rendering the final scene with transparency.

In still another embodiment, the colored-transparency information relating to the at least one additional depth layer may be collected by removing a portion of the scene associated with a previous depth layer. In particular, this may be accomplished by performing a test. In an embodiment where the test works from a front of the scene to a back of the scene, the test determines whether the portion of the scene associated with the previous depth layer is in front of the at least one additional depth layer. If it is determined that the portion of the scene associated with the previous depth layer is in front of the at least one additional depth layer, the particular portion of the scene is removed. Of course, the test may also work from a front of the scene to a back of the scene.

In one aspect of the present embodiment, the test may calculate a difference between a first z-value relating to the previous layer and a second z-value relating to the at least one additional layer. In operation, the portion of the scene may be removed based on results of the test.

These and other advantages of the present invention will become apparent upon reading the following detailed description and studying the various figures of the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other aspects and advantages are better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

FIG. 1 is a system diagram illustrating the various components of one embodiment of the present invention.

FIG. 2 illustrates a method for transparency rendering in a graphics pipeline.

FIG. 3 illustrates a plurality of texture maps capable of storing the colored-transparency information collected during the method of FIG. 2.

FIG. 4 illustrates the manner in which a first pair of colored-transparency texture maps may be blended in the context of the present invention.

FIG. 5 illustrates an exemplary process for collecting and using information in a graphics pipeline such as that shown in FIG. 1, in accordance with the method of FIG. 2.

FIG. 6 illustrates a method associated with the initial rendering pass(es) of the process of FIG. 5.

FIG. 7 illustrates a method for executing one pass of the at least one additional rendering pass of the process of FIG. 5.

FIG. 8 illustrates a method of conducting a test to remove portions of a scene by "depth peeling" during one of the at least one additional rendering passes of FIG. 7.

FIG. 9 illustrates the various parameters involved during the test of FIG. 8.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 is a system diagram illustrating the various components of one embodiment of the present invention. As shown, the present embodiment may be divided into a plurality of modules including a vertex attribute buffer (VAB) 150, a transform module 152, a lighting module 154, a rasterization/texturing module 156 with a set-up module 157, a raster-operation module (ROP) 159, and a frame buffer 158.

In one embodiment, each of the foregoing modules may be situated on a single semiconductor platform. In the present description, the single semiconductor platform may refer to a sole unitary semiconductor-based integrated circuit or chip. It should be noted that the term single semiconductor platform may also refer to multi-chip modules with increased connectivity which simulate on-chip operation, and make substantial improvements over utilizing a conventional CPU and bus implementation. Of course, the various modules may also be situated separately or in various combinations of semiconductor platforms per the desires of the user.

During operation, the VAB 150 is included for gathering and maintaining a plurality of vertex attribute states such as position, normal, colors, texture coordinates, etc. Completed vertices are processed by the transform module 152 and then sent to the lighting module 154. The transform module 152 generates vectors for the lighting module 154 to light.

The output of the lighting module 454 is screen space data suitable for the set-up module 157, which, in turn, sets up primitives. Thereafter, rasterization/texturing module 156 carries out rasterization and texturing of the primitives. As strictly an option, the rasterization/texturing module 156 may be equipped with shadow-mapping hardware for carrying out shadow mapping. Shadow mapping is a well-known technique for depicting objects of a scene with shadows, where the per-fragment shadow-mapping results are encoded in the color and alpha channels.

Output of the rasterization/texturing module 156 is then sent to the rasteroperation module 159 for performing alpha and z buffering tests. It should be noted that the alpha-test component of the hardware might be used to discard fragments/pixels that fail a depth-test performed during shadow mapping.

The output of the raster-operation module 159 is then sent to a frame buffer 158 for storage prior to being output to a display device (not shown).

FIG. 2 illustrates a method 200 for transparency rendering in a graphics pipeline. While the present method 200 is described in the context of the graphics pipeline shown in FIG. 1, it should be noted that the principles set forth herein may be implemented in any desired architecture. Initially, in operation 202, colored-transparency information is collected from a plurality of depth layers in a scene to be rendered.

In context of the present description, the colored-transparency information may include various color information such as R-values, G-values, B-values, alpha values, u-values, v-values, etc. along with any other information that may be required for blending purposes to show transparency at various depth levels in a rendered scene. In further embodiments, the colored-transparency information may include any data, parameters, or attributes that facilitate transparency being conveyed in a rendered scene.

Moreover, the various depth layers may each include a portion of the scene (i.e. objects, polygons, primitives, etc.) that resides at a predetermined depth level in the scene. In the context of the present description, the term "depth" may refer to a distance or vector length along any axis (i.e. z-axis) in a scene. In one context, such depth layers may include colored-transparency layers. It should be noted that this collection of multiple depth layer colored-transparency information may be collected in any desired manner. One exemplary technique will be set forth in greater detail during reference to FIG. 5.

Next, in operation 204, the collected colored-transparency information is stored in memory. In one embodiment, the colored-transparency information may be stored as texture maps. FIG. 3 illustrates a plurality of texture maps 300 capable of storing the colored-transparency information collected during operation 202 of FIG. 2. Such texture maps 300 may be stored in memory by the rasterization/texturing module 156 in any desired well-known manner. Further, each of the texture maps 300 may correspond with one of the depth layers.

While texture maps 300 constitute one possible way to store the colored-transparency information, it should be understood that any desired technique of storing the colored-transparency information may be employed per the desires of the user. Moreover, the memory may include the frame buffer 158, on-chip memory, or any other desired memory.

In one embodiment, the colored-transparency information may be collected from multiple depth layers in order to show transparency among multiple layers of objects in a scene. Per decision 206, additional colored-transparency information may be collected and stored in operations 202 and 204 for any desired number of depth layers.

Once all of the colored-transparency information has been collected for each of the desired transparent layers, the opaque objects in the scene are rendered in operation 208. In a back-to-front rendering of a scene with transparent surfaces, the opaque surface is the most distant visible surface with respect to the viewer/eye, with which the colored-transparency information of closer layers has to be blended.

Multiple rendering passes are then initiated for blending each of the transparent surfaces. During each pass, results of such rendering are stored in memory (i.e. frame buffer 158, onchip memory, etc.) in a standard manner. Note operation 210. During a first pass, the rendered opaque object is stored in the frame buffer 158. In operation 212, colored-transparency information collected during operation 202 is retrieved. During each pass, colored-transparency information associated with one of the colored-layers is retrieved. In the embodiment where texture maps 300 are utilized, the appropriate texture map 300 may be retrieved in operation 212.

As an alternative, the blending of the transparent surfaces may be done on-chip by using register combiners, which allows the sequential blending of the colored-transparency texture maps without requiring costly use of frame-buffer-interface bandwidth. More information regarding register combiners may be found with reference to an application entitled "IMPROVED GRAPHICS PIPELINE INCLUDING COMBINER STAGES" filed Mar. 20, 1999 naming David B. Kirk, Matthew Papakipos, Shaun Ho, Walter Donovan, and Curtis Priem as inventors, and which is incorporated herein by reference in its entirety.

It should be noted that colored-transparency information may be retrieved for the depth layers in any desired order. For example, colored-transparency information associated with a last depth layer may be retrieved after which colored-transparency information associated with a second-to-last depth layer may be retrieved, and so on. Of course, any suitable order may be acceptable.

Once the colored-transparency information has been retrieved, such information may be blended with the current contents of the memory. See operation 214. During the first pass, the results of rendering the opaque objects are blended with first colored-transparency information. During a second pass, the blended results of the opaque objects and the first colored-transparency information are blended with colored-transparency information associated with another one of the depth layers, and so on.

In the context of the present description, the blending operation 214 may refer to any act of combining colored-transparency information from multiple depth layers. In other words, the colored-transparency information from multiple depth layers may be utilized to generate a resultant rendered image. As an option, the blending may include linear blending, or any well-known blending algorithm. As yet another option, various alpha-value parameters may be used to show objects at an inner layer with less intensity than those at an outer layer. In the context of the graphics pipeline, a blending function that uses the alpha value of the incoming fragment may be used for back-to-front compositing.

The foregoing blending process is continued for a number of passes equal to a number of depth layers to be blended. Once it is determined in decision 216 that no further blending is required, the current blended results of the last rendering pass are stored in memory in operation 217. The contents of the memory may then be outputted to a display device in operation 218 in a manner that reflects the transparency.

FIG. 4 illustrates the manner 400 in which a first pair of texture maps may be blended in the context of the present invention. As shown, a rendered opaque object 402 is stored in memory (i.e. frame buffer 158, on-chip memory, etc.). Thereafter, such rendered opaque object 402 is blended with a first texture map 300 in operation 406. After the results of such blending operation are stored in memory in operation 408, the contents of the memory are blended with a second texture map 300 in operation 410.

By this design, the present technique allows the colored-transparency information to be blended for a plurality of depth layers in a predetermined order. In other words, last depth layer may be blended before second-to-last depth layer, and so forth. Of course, the order may take any form per the desires of the user. To this end, the current technique is a straightforward and convenient way to render scenes with transparency, because it does not require that the objects/primitives in the scene be rendered in sorted order.

FIG. 5 illustrates a method 500 for collecting and using information in a graphics pipeline such as that shown in FIG. 1, in accordance with operation 202 of FIG. 2. While the present method 500 is described in the context of the graphics pipeline shown in FIG. 1, it should be noted that the principles set forth herein may be implemented in any desired architecture.

Initially, in operation 502, a scene is received in the graphics pipeline. In the context of the present description, a scene may refer to any particular set of objects, polygons, primitives, etc. that are to be rendered. In particular, the scene is received in the rasterizer/texture module 156 of the pipeline of FIG. 1.

Next, in operation 504, initial rendering passes may be executed or user-created buffer received for collecting information (i.e. colored-transparency information) about initial depth layers. It should be noted that the initial depth layers may be collected in any desired manner. In use, the initial depth layers may be used as constraining depth layers which inherently define a plurality of depth constraints. The manner in which such initial depth layers operate as constraining depth layers will be set forth hereinafter in greater detail.

In the context of the present description, each rendering pass refers to any separate set of processes carried out by the rasterizer/texture module 156. More information regarding the initial rendering passes in operation 504 will be set forth in greater detail during reference to FIG. 6. In addition to or as an alternative for the initial rendering passes, one or more depth layers, in the form of shadow maps, may be directly received in the graphics pipeline. For more information regarding shadow mapping, reference may be made to a patent entitled "SYSTEM, METHOD AND ARTICLE OF MANUFACTURE FOR SHADOW MAPPING" which was filed Dec. 5, 2000 under Ser. No. 09/730,639, and which is incorporated herein by reference.

The information that is collected in operation 504 may include depth values (i.e. z-values), transparency information, color information, or absolutely any other type of data, parameters, or attributes that may be used to improve the realism resulting from the rendering process. Moreover, similar to each of the depth layers set forth in the present description, the constraining depth layers may include a portion of the scene (i.e. pixels corresponding to objects, polygons, primitives, etc.) that resides at predetermined depth levels in the scene. In the context of the present description, the term "depth" may refer to a distance or vector length between an eye/camera location and the corresponding fragment coordinates in a scene.

Thereafter, in operation 506, at least one additional rendering pass is executed for collecting information about additional depth layers. As indicated by decision 508, the operation 506 is repeated for each additional depth layer desired. For reasons that will soon become apparent, the results of the rendering passes of operations 504 and 506 may be stored in memory such as a texture member associated with the graphics pipeline.

It should be noted that a plurality of depth tests may be performed on the results from each additional rendering pass as well as on other depth layers. Utilizing such multiple depth tests and multiple depth layers, information may be collected from a desired depth layer. More information regarding the at least one additional rendering pass and the associated multiple depth tests in operation 506 will be set forth in greater detail during reference to FIG. 7.

Once it is determined in decision 508 that no additional depth layers are desired, the information relating to each of the depth layers may be utilized to improve processing of the scene in the graphics pipeline. See operation 510. In particular, the information may be used to improve the realism resulting from the rendering process in the graphics pipeline.

FIG. 6 illustrates a method 600 associated with the initial rendering passes, in accordance with operation 504 of FIG. 5. As shown, the scene is initially rendered from a predetermined eye position in a manner that is well known in the art. See operation 602.

A result of the operation 602 is then outputted in operation 604. It should be noted that the result of operation 602 may take any form that includes at least a portion of a rendered scene from which the information (i.e. data, parameters, attributes, etc.) relating to the constraining depth layers may be collected. Note operation 606.

As mentioned earlier, the rasterization/texturing module 156 may be equipped with shadow-mapping hardware for carrying out shadow mapping. In such case, the results of operation 602 may take the form of shadow maps. Similar to other types of rendering results, information (i.e. data, parameters, attributes, etc.) relating to the constraining depth layers may be collected in the form of shadow maps.

FIG. 7 illustrates a method 700 for executing the at least one additional rendering pass, in accordance with operation 506 of FIG. 5. Initially, in operation 704, the scene is rendered utilizing the rasterizer/texture module 156 of the graphics pipeline. For reasons that will soon become apparent, it is important that the scene be rendered from the predetermined eye position associated with the first rendering pass of operation 504 of FIG. 5.

In the context of an embodiment where shadow-mapping and alpha-test hardware is optionally utilized, an additional optional operation may take place. In particular, a shadow-mapping feature may be enabled during the at least one additional rendering pass in operation 702. The shadow-mapping feature serves for defining the previous depth layers. In the first instance of operation 704 of FIG. 7, the previous depth layers would be defined as the constraining depth layers, and so forth. By utilizing the shadow-mapping and alpha-test hardware in such a manner, another shadow map is outputted, which may be utilized as or added to the constraining depth layers during subsequent rendering passes.

In an embodiment where the shadow-mapping and alpha-test hardware is not utilized, the constraining depth layers may simply be stored during the previous rendering pass in any desired manner.

The pendency of operation 704 is monitored in decision 706. While the at least one additional rendering pass is taking place, portions of the scene relating to the constraining depth layers may be removed in operation 708. In one embodiment, a particular set of tests may be employed to facilitate such removal. It should be noted that such tests may involve as many depth layers/constraints as necessary during each rendering pass in order to collect the desired information. More information on this test will be set forth in greater detail during reference to FIG. 8.

The purpose of operation 708 is to remove any objects, polygons, primitives, etc. or portions (in the form of fragments) thereof related to any constraining depth layers that may be obstructing the at least one additional depth layer that is currently being rendered. By removing such portions of the scene, a result of the rendering pass may be effectively used to extract the information relating to the desired depth layer. Such removal process may be referred to as "depth peeling" or "Z-peeling" due to the manner in which it "peels" each of the portions of the scene relating to the constraining depth layer(s).

Once it is determined that the at least one additional rendering pass is complete in decision 706, the information is collected from the results. See operation 710. Of course, such method 700 may be repeated as many times is needed to collect information from any desired number of depth layers.

FIG. 8 illustrates a method 800 of conducting a test for use during removal of portions of a scene during "depth peeling", in accordance with operation 708 of FIG. 7. While the at least one additional rendering pass is occurring, preliminary data from results of the rendering are collected in operation 802. Such data are compared with the rendering results associated with the constraining depth layers. See operations 804 and 806. More information on the particular values associated with the data of operation 802 and the rendering results of operation 804 will be set forth during reference to FIG. 9.

In the embodiment where shadow-mapping hardware is optionally utilized, it should be noted that the rendering results take the form of shadow maps associated with the constraining depth layers. As will soon become apparent, a portion of the scene relating to the previous depth layer is removed based on the comparison in operation 808.

FIG. 9 illustrates the various parameters involved during the test of FIG. 8. As shown, a scene 900 is being rendered during the at least one additional pass from the predetermined eye position associated with the previous rendering pass. Note eye position 902. It should be noted that the example of FIG. 9 does not take into account the possibility of the existence of multiple previous layers for simplicity purposes.

In accordance with operation 802 of FIG. 8, a constraining z-value (Z1) relating to a portion 904 of the scene 900 associated with the constraining depth layer is collected. Further, in accordance with operation 804 of FIG. 8, a second z-value (Z2) relating to a portion 906 of the scene 900 associated with the at least one additional depth layer is collected. The "peeling" process most prevalently happens at the fragment level, so the portions 904 and 906 are generally partial polygons.

It should be noted that the second z-value (Z2) may be greater than or equal to first z-value (Z1) depending on whether a portion 904 of the scene 900 associated with the previous depth layer is in front of the portion 906 of the scene 900 associated with the at least one additional depth layer. Note the second z-value (Z2) and the second z-value prime (Z2′), respectively.

In other words, during operation 804 of FIG. 8, difference values are calculated between constraining z-values (Z1) relating to the constraining depth layers and z-values (Z2) relating to the at least one additional depth layer. Upon no difference being calculated between the constraining z-values (Z1) relating to the constraining depth layers and the z-values (Z2) relating to the at least one additional depth layer (when the second z-value is Z2′), it may be assumed that the portion 904 of the scene 900 associated with the constraining depth layers obstruct the portion 906 of the scene 900 associated with the at least one additional depth layer. See decision 806 of FIG. 8. In such case, the portion 904 of the scene 900 associated with the constraining depth layers is removed before the results of the rendering are written to the frame buffer. Note the transition from "A", where the portion 904 exists, to "B", where the portion 904 is "peeled", to expose the portion 906 of the scene 900 associated with the at least one additional depth layer.

In the foregoing embodiment, the tests work from a front of the scene 900 to a back of the scene 900. Of course, the tests may also work from a back of the scene 900 to a front of the scene 900. Such back-to-front embodiment may be implemented by changing the decision 806 of FIG. 8. As an option, various other operations (i.e. <, =, <=, =>, !=, etc.) may be used during the course of the aforementioned tests.

It is thus now readily apparent that, by the nature of these tests, it is important that the additional rendering pass be taken from the predetermined eye position associated with the previous rendering passes, since, for the peeling tests to be meaningful, the fragment coordinates compared by the tests must belong to the exact same point in space. That is, the multiple rendering passes must match up exactly at fragment coordinates, which implies rendering the scene from the same eye position.

Similarly, it is also readily apparent that, by the same nature of the tests, it is important that all the rendering passes use the exact same method for producing depth values, since a slight difference in depth values for otherwise matching fragments might cause incorrect results for the depth tests. Variance in depth values may arise due to using different methods for producing such coordinates.

The present tests thus output the nearest, second nearest, etc. fragments at each pixel. The present technique may take n passes over a scene in order to get n layers deep into the scene.

While various embodiments have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of a preferred embodiment should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.

*


Free Web Sudoku Puzzles.
Solve with your browser.
1   9     8      
      3   1 4    
              9 2
9 4   6     8 1  
        4        
  6 5     9   4 3
8 1              
    3 9   7      
      8     2   1
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!