Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Weld nugget inoculation
Patent Number: 7,150,799 Issued on 12/19/2006 to Zhao,   et al.

Title: Alteration of module load locations
Patent Number: 7,155,741 Issued on 12/26/2006 to Sobel,   et al.

Title: Method, device and rivet for effecting a mechanical joining
Patent Number: 6,763,568 Issued on 07/20/2004 to Mauermann,   et al.

Title: Bisphenol and oxyalkylene diepoxide-advanced epoxy resin with cyclic ester and amine
Patent Number: 6,762,252 Issued on 07/13/2004 to Kamikado,   et al.

Title: Method for the repair of defects in photolithographic masks for patterning semiconductor wafers
Patent Number: 7,150,946 Issued on 12/19/2006 to Schulze,   et al.

Title: Element analyzer
Patent Number: 6,762,834 Issued on 07/13/2004 to Komatani,   et al.

Title: Device for supplying an electronic protection device to be used in a low-voltage circuit breaker
Patent Number: 7,145,421 Issued on 12/05/2006 to Gamba,   et al.

Title: Semiconductor memory device and electronic instrument
Patent Number: 6,765,841 Issued on 07/20/2004 to Miyashita

Title: Historic wooden adventure system and figures
Patent Number: 7,147,537 Issued on 12/12/2006 to Klein,   et al.

Title: System and method for managing a trusted email datastore
Patent Number: 7,155,738 Issued on 12/26/2006 to Zhu,   et al.

Title: Image forming device
Patent Number: 7,147,391 Issued on 12/12/2006 to Matsushima,   et al.

Title: Surface topography for non-toxic bioadhesion control
Patent Number: 7,143,709 Issued on 12/05/2006 to Brennan,   et al.

Title: Kudos scoring system with self-determined goals
Patent Number: 6,763,273 Issued on 07/13/2004 to Chudley,   et al.

Title: Electrical power distribution control methods, electrical energy demand monitoring methods, and power management devices
Patent Number: 7,149,605 Issued on 12/12/2006 to Chassin,   et al.

Title: Method and apparatus for proactive dispatch system to improve line balancing
Patent Number: 6,763,277 Issued on 07/13/2004 to Allen, Jr.,   et al.

Title: Radiant floor heating and cooling system clip
Patent Number: 7,145,112 Issued on 12/05/2006 to Daughtry, Sr.,   et al.

Title: Electrostatic-erasing abrasion-proof coating and method for forming the same
Patent Number: 7,144,629 Issued on 12/05/2006 to Itoh

Title: Device for monitoring cables of a lift
Patent Number: 6,962,089 Issued on 11/08/2005 to Attinger

Title: Cooling device motor having a hydrodynamic bearing with a unitary shaft thrust supporter
Patent Number: 6,765,326 Issued on 07/20/2004 to Nakazono,   et al.

Title: Systems and methods for enabling a user of a communication device to manage remote information
Patent Number: 7,155,241 Issued on 12/26/2006 to Helferich

Title: Method of constructing a capacitor stack for a flat capacitor
Patent Number: 6,763,265 Issued on 07/13/2004 to O'Phelan,   et al.

Title: Electric motor driving system, electric four-wheel drive vehicle, and hybrid vehicle
Patent Number: 7,151,355 Issued on 12/19/2006 to Izumi,   et al.

Title: Switching device
Patent Number: 7,151,353 Issued on 12/19/2006 to Bosga,   et al.

Title: Azlactone chain transfer agents for radical polymerization
Patent Number: 6,762,257 Issued on 07/13/2004 to Lewandowski,   et al.

Title: SCF antibody compositions and methods of using the same
Patent Number: 7,144,731 Issued on 12/05/2006 to Zsebo,   et al.

Title: In-line marking system
Patent Number: 7,150,790 Issued on 12/19/2006 to Russ

Title: Cilostazol preparation
Patent Number: 7,144,585 Issued on 12/05/2006 to Mukai,   et al.

Title: Metal complexes as catalyst component for olefin polymerization
Patent Number: 6,762,258 Issued on 07/13/2004 to Bochmann,   et al.

Title: Method and apparatus for finding differences between two computer files efficiently in linear time and for using these differences to update computer files
Patent Number: 7,143,115 Issued on 11/28/2006 to Jones,   et al.

Title: Diffractive security element
Patent Number: 7,144,617 Issued on 12/05/2006 to Schilling,   et al.

Title: Tandem warhead
Patent Number: 7,143,698 Issued on 12/05/2006 to Lloyd

Title: Structurally embedded intelligent power unit
Patent Number: 7,150,938 Issued on 12/19/2006 to Munshi,   et al.

Title: Shoe brake assembly, in particular for rail vehicles
Patent Number: 7,150,343 Issued on 12/19/2006 to Wirth

Title: Thermal bend actuator with corrugate profile
Patent Number: 7,155,911 Issued on 01/02/2007 to Silverbrook

Title: Radio network communication system
Patent Number: 6,763,248 Issued on 07/13/2004 to Odamura

Title: Multi-fold closure
Patent Number: 7,150,380 Issued on 12/19/2006 to Hoepner,   et al.

Title: Teaching method and system
Patent Number: 7,152,034 Issued on 12/19/2006 to Layng,   et al.

Title: Video sighting system
Patent Number: 7,162,806 Issued on 01/16/2007 to Swiggart

Title: Water treatment-apparatus using ion having drain hole
Patent Number: 7,150,817 Issued on 12/19/2006 to Cho

Title: Offline e-courses
Patent Number: 7,153,137 Issued on 12/26/2006 to Altenhofen,   et al.

Title: Method of fusing biomaterials with radiofrequency energy
Patent Number: 7,160,299 Issued on 01/09/2007 to Baily

Title: Multi-adjustable portable shooting bench
Patent Number: 7,152,358 Issued on 12/26/2006 to LeAnna,   et al.

Title: Method and system for compact representation of routes
Patent Number: 6,763,301 Issued on 07/13/2004 to McDonough

Title: System and method for protecting a TCP connection serving system from high-volume of TCP connection requests
Patent Number: 7,143,180 Issued on 11/28/2006 to Chaar,   et al.

Title: Restraining bands for battery pack
Patent Number: 6,761,992 Issued on 07/13/2004 to Marukawa,   et al.

Title: Multiple viewing angle cover having integral light pipe
Patent Number: 6,937,812 Issued on 08/30/2005 to Schladenhauffen,   et al.

Title: Disposable prophy angle for an electric tooth polisher
Patent Number: 7,153,133 Issued on 12/26/2006 to Chia,   et al.

Title: Media routing control based on a characteristic of the media
Patent Number: 7,145,164 Issued on 12/05/2006 to Lay,   et al.

Title: Road marking system
Patent Number: 7,147,400 Issued on 12/12/2006 to Van Der Poel

Title: S(+) desmethylselegiline and its use to treat narcolepsy
Patent Number: 7,144,584 Issued on 12/05/2006 to DiSanto

Title: Insert block with pusher to push semiconductor device under test
Patent Number: 7,151,368 Issued on 12/19/2006 to Joung,   et al.

Title: Semiconductor device having junction-termination structure of resurf type
Patent Number: 6,765,239 Issued on 07/20/2004 to Hiyoshi,   et al.

Title: Dendritic fiber material
Patent Number: 7,144,624 Issued on 12/05/2006 to Knowles,   et al.

Title: Method and means of multi-activation of ions and atoms with nmr and epr
Patent Number: 7,151,372 Issued on 12/19/2006 to Pappas

Title: Surface-treated steel sheet for battery container, a battery container, and a battery using same
Patent Number: 7,150,939 Issued on 12/19/2006 to Ohmura,   et al.

Title: Pesticidal composition
Patent Number: 7,144,583 Issued on 12/05/2006 to Sembo

Title: NMR MAS probe with cryogenically cooled critical circuit components
Patent Number: 7,151,374 Issued on 12/19/2006 to Doty

Title: High purity olefinic naphthas for the production of ethylene and propylene
Patent Number: 7,150,821 Issued on 12/19/2006 to O'Rear,   et al.

Title: Lead extraction mechanism for active fixation leads
Patent Number: 6,763,270 Issued on 07/13/2004 to Gomperz,   et al.

Title: Coating and a seal consisting of said coating
Patent Number: 7,144,622 Issued on 12/05/2006 to Stecher,   et al.

Title: Transmission control protocol
Patent Number: 7,143,131 Issued on 11/28/2006 to Soles,   et al.

Title: Thermal barrier for a thermistor
Patent Number: 7,145,110 Issued on 12/05/2006 to Rosen

Title: Secondary battery
Patent Number: 7,150,941 Issued on 12/19/2006 to Fujita,   et al.

Title: Automatic loader bucket orientation control
Patent Number: 6,763,619 Issued on 07/20/2004 to Hendron,   et al.

Title: Method and system for detecting defective material surrounding flash memory cells
Patent Number: 6,765,827 Issued on 07/20/2004 to Li,   et al.

Title: Base structure of a retainer for a shelving
Patent Number: 7,150,363 Issued on 12/19/2006 to Tomonari,   et al.

Title: Modified pertussis toxin
Patent Number: 7,144,576 Issued on 12/05/2006 to Burnette, III

Title: Cooling device for battery pack and rechargeable battery
Patent Number: 7,150,935 Issued on 12/19/2006 to Hamada,   et al.

Title: Method of manufacturing a coil for a magnet
Patent Number: 6,763,572 Issued on 07/20/2004 to Bird,   et al.

Title: Semiconductor integrated circuit device
Patent Number: 6,765,286 Issued on 07/20/2004 to Morimura,   et al.

Title: Push feed arm for post processing device
Patent Number: 7,172,194 Issued on 02/06/2007 to Terao,   et al.

Title: Internal network device dynamic health monitoring
Patent Number: 7,143,153 Issued on 11/28/2006 to Black,   et al.

Title: Apparatus and accompanying methods for network distribution and interstitial rendering of information objects to client computers
Patent Number: 7,143,337 Issued on 11/28/2006 to Landsman,   et al.

Title: Generating image data
Patent Number: 7,142,709 Issued on 11/28/2006 to Girard

Title: Railcar mover having negative cambered rail wheels
Patent Number: 6,763,767 Issued on 07/20/2004 to Jackson,   et al.

Oscillation sensor for linear regulation circuit Number:7,402,984 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Oscillation sensor for linear regulation circuit

Abstract: An oscillation sensor for a regulator that provides dynamic control of a connection/disconnection of a compensation capacitance. The compensation capacitor is disconnected under normal operation and is automatically connected if oscillation is detected in the output and regulator's error amplifier. In this way, oscillations are stopped in the regulator almost immediately after it occurs. Also, once the circuit is stable again, the compensation capacitor is quickly disconnected again. Consequently, the compensation capacitor does not adversely affect the overall performance of the regulator.

Patent Number: 7,402,984 Issued on 07/22/2008 to Huang


Inventors: Huang; Shengming (Gourock, GB)
Assignee: National Semiconductor Corporation (Santa Clara, CA)
Appl. No.: 11/078,969
Filed: March 9, 2005


Current U.S. Class: 323/274 ; 323/280; 330/257
Current International Class: G05F 1/00 (20060101); H03F 3/45 (20060101)
Field of Search: 323/226,273-276,279,280 327/54 330/257,292


References Cited [Referenced By]

U.S. Patent Documents
6516672 February 2003 Wang
6603292 August 2003 Schouten et al.
6750638 June 2004 Gang
6850118 February 2005 Hanafusa et al.
2002/0153946 October 2002 Nguyen
2003/0102908 June 2003 Ausserlechner et al.
2003/0117224 June 2003 Korner
2003/0189540 October 2003 Itakura et al.
2006/0153431 July 2006 Ando
2006/0226898 October 2006 Vitunic et al.
Foreign Patent Documents
62043913 Feb., 1987 JP
Primary Examiner: Laxton; Gary L
Assistant Examiner: Ramadan; Ramy
Attorney, Agent or Firm: Darby & Darby P.C. Branch; John W.

Claims



What is claimed as new and desired to be protected by Letters Patent of the United States is:

1. A voltage regulator, comprising: an input stage that receives an input voltage; an output stage that regulates an output voltage based on a reference voltage and the input voltage; and an error amplifier with a sensor having a first stage and a second stage that are coupled between the reference voltage and an output voltage, wherein if an oscillation is sensed at a node coupled to the output voltage and disposed between the first stage and the second stage, a compensation capacitance is connected between the first stage and second stage of the error amplifier, and wherein if oscillation is undetected between the first and second stage of the error amplifier, the compensation capacitance is disconnected from these two stages.

2. The apparatus of claim 1, further comprising a feedback capacitor that is coupled to the output stage.

3. The apparatus of claim 2, wherein the feedback capacitor is disconnected if oscillation is detected by the sensor, and wherein the feedback capacitor is connected if oscillation is undetected by the sensor.

4. The apparatus of claim 1, further comprising an NMOS transistor and a PMOS transistor to control the connection and disconnection of a first compensation capacitor to a low side of the error amplifier's first stage.

5. The apparatus of claim 1, further comprising an NMOS transistor and a PMOS transistor to control the connection and disconnection of a second compensation capacitor to a high side of the error amplifier's first stage.

6. The apparatus of claim 1, further comprising a PMOS transistor to control the connection and disconnection of a second compensation capacitor to a high side of the error amplifier's first stage.

7. The apparatus of claim 1, wherein the regulator is a low drop out (LDO) regulator.

8. A voltage regulator, comprising: an input stage that receives an input voltage; an output stage that regulates an output voltage based on a reference voltage and the input voltage; and an error amplifier that includes a sensor, wherein if an oscillation is sensed at a node coupled to the output voltage and disposed between a first stage and a second stage of the error amplifier, a first compensation capacitor is connected between the second stage and a low side of the error amplifier's first stage and a second compensation capacitor is connected between the second stage and a high side of the error amplifier's first stage, and wherein if oscillation is undetected between the first and second stage of the error amplifier, the first compensation capacitor is disconnected from the low side of the error amplifier's first stage and the second compensation capacitor is disconnected from the high side of the error amplifier's first stage.

9. The apparatus of claim 8, further comprising an NMOS transistor and an PMOS transistor to control the connection and disconnection of the first compensation capacitor to the low side of the error amplifier's first stage.

10. The apparatus of claim 8, further comprising an NMOS transistor and an PMOS transistor to control the connection and disconnection of the second compensation capacitor to the high side of the error amplifier's first stage.

11. The apparatus of claim 8, further comprising an PMOS transistor to control the connection and disconnection of the second compensation capacitor to the high side of the error amplifier's first stage.

12. The apparatus of claim 8, wherein the regulator is a low drop out (LDO) regulator.

13. The apparatus of claim 8, further comprising a feedback capacitor that is coupled to the output stage.

14. The apparatus of claim 8, wherein the feedback capacitor is disconnected if oscillation is detected by the sensor, and wherein the feedback capacitor is connected if oscillation is undetected by the sensor.

15. The apparatus of claim 8, wherein the sensor further comprising a switch controlled current mirror to charge a sense point and another current mirror to discharge the sense point, and wherein the switch controlled current mirror provides higher current than the other current mirror if the switch is on, and the switch controlled current mirror provides lower average current than the other current mirror if the switch is turned on and off repeatedly by a varying voltage signal.

16. The apparatus of claim 15, wherein the switch is coupled to an amplified signal from the point between the first stage and second stage of the error amplifier.

17. A method for controlling oscillation in a voltage regulator, comprising: receiving an input voltage; outputting an output voltage based on the reference voltage and the input voltage; and sensing an oscillation at a node that is coupled to an output voltage and disposed between a first stage and a second stage of an error amplifier that is coupled between the input voltage and the output voltage, wherein if an oscillation is sensed at the node disposed between the first stage and the second stage, a compensation capacitance is connected between the error amplifiers first and second stage, and wherein if oscillation is undetected between the first and second stage of the error amplifier, the compensation capacitance is disconnected from these two stages.

18. The method of claim 17, further comprising disconnecting a feedback capacitor if oscillation is sensed at the node disposed between the first stage and second stage of the error amplifier, and connecting the feedback capacitor if oscillation is undetected at the node disposed between the first stage and the second stage of the error amplifier.

19. An apparatus for controlling oscillation in a regulator, comprising: an input stage that receives an input voltage; an output stage that regulates an output voltage based on a reference voltage and the input voltage; and an error amplifier that includes a sensor, wherein if an oscillation is sensed at a node coupled to the output voltage and disposed between a first stage and a second stage of the error amplifier, a first compensation capacitor is connected to a low side of the error amplifier's first stage and a second compensation capacitor is connected to a high side of the error amplifier's first stage, and wherein if oscillation is undetected between the first and second stage of the error amplifier, the first compensation capacitor is disconnected from the low side of the error amplifier's first stage and the second compensation capacitor is disconnected from the high side of the error amplifier's first stage; wherein the sensor further comprises a switch controlled current mirror to charge a sense point and another current mirror to discharge the sense point, and wherein the switch controlled current mirror provides higher current than the other current mirror if the switch is on, and the switch controlled current mirror provides lower average current than the other current mirror if the switch is turned on and off repeatedly by a varying voltage signal.

20. The apparatus of claim 19, wherein the switch is coupled to an amplified signal from the node between the first stage and second stage of the error amplifier.
Description



FIELD OF THE INVENTION

The invention is directed to linear regulators, and more particularly, the present invention is directed to a sensor that can dynamically control oscillation in a linear regulator.

BACKGROUND OF THE INVENTION

Previously, the designs of low drop out (LDO) regulators with low output load/line transients and relatively high PSRRs have had to sacrifice gain/phase margins. Also, this type of regulator design tended to oscillate when operating at or near its dropout voltage if the input/output line parasitic inductance was higher or the output capacitance was lower than some value required for some applications.

Since device modeling is typically not accurate enough to detect the causes of this type of oscillation, they have been difficult to predict with simulations at low or high temperatures even if the regulator is operating at a relatively normal input voltage. Also, under certain conditions, oscillation can be triggered by transient noise, such as a full load transient. For example, bench tests have shown this type of LDO regulator with 2.8V output voltage starts to oscillate if a wire connected to its input pin is long and a full load transient occurs near its dropout voltage (around 3.0V). Further, this type of LDO regulator has been known to start to oscillate at full load transient when the input inductance increased to 70 nH with an output capacitance of 0.7 .mu.F. Similarly, if this output capacitance is increased to 1.0 .mu.F, this type of LDO regulator often starts to oscillate when the input inductance is increased to 90 nH.

Furthermore, since the input/output line inductance and output capacitance are typically related to a particular application that employs an LDO regulator, which can vary significantly from application to application or even from chip package to chip package, previous LDO regulators were prone to oscillation under various conditions.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic of an oscillation sensor that dynamically controls a compensation capacitance between the first and second stages of a regulator's error amplifier;

FIGS. 2-5 illustrate simulations that have been carried out over temperature and under various conditions; and

FIG. 6 shows a method for removing oscillation in a regulator, in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

In the following detailed description of exemplary embodiments of the invention, reference is made to the accompanied drawings, which form a part hereof, and which is shown by way of illustration, specific exemplary embodiments of which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and other changes may be made, without departing from the spirit or scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.

The invention is directed to removing oscillations in linear regulator applications with an oscillation sensor that enables dynamic control of a connection of a compensation capacitance for an error amplifier's first and second stages of the regulator. In this way, the invention enables the regulator to exhibit relatively high Power Supply Rejection Ration (PSRR), low output load/line transient and good stability. By using the invention, a regulator can be more flexible in its application and optimized to its maximum limits. Also, simulations have shown that the invention enables a regulator to be very stable under a wide variety of different conditions.

The oscillation sensor is employed to stabilize oscillations in an error amplifier to enable a regulator to generally operate without oscillating in a wide variety of different applications and conditions. Although the connection of a compensation capacitor has been shown to be effective for relatively stable (non-oscillation) operation, the use of such a compensation capacitor previously caused a slow down in the response speed of the error amplifier, which had led to relatively large output load/line transients and a relatively low PSRR for the regulator.

In contrast, the invention provides dynamic control of the connection/disconnection of a compensation capacitance with an oscillation sensor. The compensation capacitor is disconnected under normal operation and is automatically connected if oscillation is detected from the output and thereby in the regulator's error amplifier. In this way, oscillations are stopped in the regulator almost immediately after it occurs. Also, once the circuit is stable again, the compensation capacitor is quickly disconnected again. Consequently, the compensation capacitor does not adversely affect the overall performance of the regulator. In one embodiment where the invention employed in a regulator with 15 pF compensation capacitors, the regulator has been found to be stable even with a 0.3 .mu.H input inductance condition.

FIG. 1 shows schematic of regulator 100 that includes an error amplifier with multiple stages, pass device P0 and feedback resistors/capacitor Rf1, Rf2 and Cf. In this embodiment, the error amplifier includes an oscillation sensor as shown in a dashed-line frame. Also, in another dashed-line frame, the compensation capacitors Ccn and Ccp and their control PMOSFETs Pc1, Pc2 and NMOSFETs Nc1, Nc2 are shown. Additionally, for the oscillation sensor, PMOSFETs P16 and P18 (P16 and P18 have identical Width/Length size), and NMOSFETs N12 and N16, N12 and N18 constitute respective current mirrors. Further, current source N16 and P16/P18 are also controlled by N15 and N17, which can be switched on and off by the amplified signal Vof_amp of Vof (which is the output signal of the error amplifier's first stage). Vdd is also the input voltage to the regulator. Vref is the reference voltage, which is coupled to the negative input of the error amplifier.

Under normal operating conditions, both input voltages of the error amplifier are equal (Vfb=Vref), so that NMOSFET current mirror load N5 and N6 conduct the same current (half of the tail current flowing through P2). If the matching between P5 and P6, N5 and N6 is relatively good, the drain-source voltage Vds of N6 is also equal to the drain-source voltage Vds (Vds=Vgs) of N5, and N6 also operates in its saturation region. In this way, the gate-source voltage Vgs of N10 equals the gate-source voltage Vgs of N5. In this embodiment, the Width/Length size of N10 is arranged to be relatively 1/4 of that of N5 and N6. Also, if the current flowing through N5 and N6 is I0, the current source of P13 flowing through P15 and N10 is designed to be less than 1/8 of I0. In this way, N10 is forced to operate in linear region with its Vds<Vgs (significantly less). Otherwise, N10 would conduct a current, which equals 1/4 of I0 due to its gate-source voltage Vgs that is relatively identical to the gate source voltages of N5 and N6.

In normal operation, N11 tends to operate in its off state and a logic high for Vof_amp can be reliably attained with a relatively smaller Width/Length size of N11 than that of N10 and a similar current source of P14 as P13. Also, N15 and N17 turn-on fully and operate in their linear region, and they do not significantly affect the current flowing through N16 and P16. Vosc_sen is a sense point, which is charged by P18 and discharged by N18. By designing a larger Width/Length size of N16 than that of N18, the current flowing through P18 is relatively bigger than that of N18. Typically, the size ratio between N16 and N18 is 1.1.about.1.5, but less than 2. In this configuration, Vosc_sen is logic high under normal operation.

Also, once oscillation starts to occur, N6 tends to conduct higher and lower current repeatedly, which causes Vof to oscillate and behave as a sine wave. Since the Width/Length size of N10 is relatively smaller than that of N6, N10 tends to turn-off fully in the negative half cycle of Vof, which leads to a full on-state of N11, e.g., an amplified logic low of Vof_amp. In this case, N15 and N17 turn-off fully in the negative half cycle of Vof and may still turn-on in the positive half cycle, which results in a smaller average current of P18 than that of N18. In this way, Vosc_sen becomes logic low, e.g., Vosc_sen changes state once oscillation takes place. P15 and P17 act as resistors and the equivalent resistor value varies with Vof. P9, P11, P12, N13, N19 and N25 are disable transistors. Typically, the total quiescent current required by the oscillation sensor is less than 1 .mu.A.

The three stages between Vosc_sen and Vosc_cn are arranged as time and logic control stages. Typically, there is relatively no static current flowing through these stages. Also, Vosc_cn and Vosc_cp are the inverting and non-inverting states of Vosc_sen, respectively. Furthermore, C1 and C2 are typically valued at around 1 pF capacitors in this embodiment. Additionally, Vosc_cn and Vosc_cp are used to control the connection/disconnection of compensation capacitors Ccn and Ccp between the first stage and second stage of the error amplifier.

In particular, during oscillation, MOS transistors Pc1 and Pc2 are turned on by signal Vosc_cp and MOS transistors Nc1 and Nc2 are turned on by Vosc_cn to connect compensation capacitors Ccn and Ccp between the error amplifier's first and second stages. Also, if no oscillation occurs, MOS transistors Pc1 and Pc2 are turned off by Vosc_cp and Nc1 and Nc2 are turned off by Vosc_cn. And the compensation capacitors Ccn and Ccp are disconnected. Therefore, once the error amplifier starts to oscillate, Ccn and Ccp are connected and the error amplifier is stabilized. Under normal operation, Ccn and Ccp are disconnected and they do not adversely affect the performance of the error amplifier.

Additionally, in another embodiment, if MOS transistor Pc2 is increased to a physical size where its resistance is lowered sufficiently, then MOS transistor Nc2 can be eliminated and the invention can operate in substantially the same manner as the discussed above that embodiment that does include Nc2.

In this way, low output load/line transients and high PSRR can be achieved. Additionally, the feedback capacitor Cf can also be controlled (connected in normal operation and disconnected once oscillation occurs) as needed.

Simulation Graphs

FIGS. 2-5 illustrate simulations that have been carried out over temperature and under various conditions. In these figures, a regulator rated at 3.3 volts is operated with a 10 pF capacitor for Ccn and a 5 pF for capacitor Ccp. As can be seen in FIG. 2, a Cout=0.7 .mu.F and operating at around drop-out voltage (Vdd=3.6V), a regulator without the invention starts to oscillate with the input inductance Lin increased to 75 nH when a full load is applied transiently. However, a regulator that includes the invention does not oscillate under the same conditions.

As shown in FIG. 3, if Cout=0.47 .mu.F, the regulator oscillates when Lin increased to 90 nH at T=125.degree. C. For example, at a low temperature (T=-40.degree. C.), the regulator starts to oscillate when Lin increased to 40 nH. However, at both of these temperatures, the regulator that includes the invention does not oscillate.

Additionally, as shown in FIG. 4, the regulator that includes the invention does not oscillate even if Lin=300 nH. Transient variations of Vosc_cp and Vosc_cn are also shown in this figure.

In FIG. 5, at a relatively normal input voltage of 4.3V and with a reasonable 20 nH input line inductance (oscillation does not occur at load transient even in the regulator that does not include the invention), the output load transient results for both regulator circuits are shown. As illustrated, both regulators show relatively the same transient variation in Vout. Also, simulations have shown that both regulators have substantially the same PSRR.

FIG. 6 illustrates a flow chart of method 600 for controlling oscillation in the output of a regulator. Moving from a start block, the process flows to block 602 where an input voltage is received. At decision block 604, a determination is made as to whether an oscillation is sensed from output and thereby from the point between a first stage and a second stage of an error amplifier coupled to the input voltage and the output voltage of the regulator. If true, the process advances to block 606 where a compensation capacitance is coupled to the first stage and second stage of the error amplifier. The process advances to block 608 where a regulated output voltage is provided without oscillation. From block 608, the process loops back to decision block 604 and again checks to see if an oscillation is detected.

However, if the determination at decision block 604 had been false, the process would have stepped to block 610 where the compensation capacitor is disconnected from the first stage and second stage of the error amplifier. The process steps to block 608 and performs substantially the same actions as discussed above.

The above specification, examples and data provide a complete description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended.

*


Free Web Sudoku Puzzles.
Solve with your browser.
  9 7 6 1        
                7
8         7   3  
      7 3     5 9
    5       4    
7 1     8 5      
  8   4         6
1                
        2 1 3 4  
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!