Printed wiring board and method for manufacturing the same Number:7,385,146 from the United States Patent and Trademark Office (PTO) owispatent

Title: Printed wiring board and method for manufacturing the same

Abstract: A printed circuit board is by formed by laminating an interlaminar insulating layer on a conductor circuit of a substrate, in which the conductor circuit is comprised of an electroless plated film and an electrolytic plated film and a roughened layer is formed on at least a part of the surface of the conductor circuit.

Patent Number: 7,385,146 Issued on 06/10/2008 to Asai,   et al.

---

Inventors:	Asai; Motoo (Gifu, JP), Hiramatsu; Yasuji (Gifu, JP)
Assignee:	IBIDEN Co., Ltd. (Ibi-gun, JP)
Appl. No.:	11/523,000
Filed:	September 19, 2006

---

Related U.S. Patent Documents

---

	Application Number	Filing Date	Patent Number	Issue Date
	11203427	Aug., 2005
	10351501	Aug., 2005	6930255
	09319258	Dec., 2004	6835895
	PCT/JP97/04684	Dec., 1997

---

Foreign Application Priority Data

---

Dec 19, 1996 [JP]			8-354971
Dec 27, 1996 [JP]			8-357959
Dec 28, 1996 [JP]			8-357801
Jan 28, 1997 [JP]			9-29587
Jul 23, 1997 [JP]			9-197526
Jul 23, 1997 [JP]			9-197527

Current U.S. Class:	174/262 ; 361/792
Field of Search:	174/262-266 361/792-795

---

References Cited [Referenced By]

---

U.S. Patent Documents

3612743	October 1971	Angele et al.
3791858	February 1974	McPherson et al.
3996416	December 1976	Lemke
4017968	April 1977	Weglin
4510276	April 1985	Leech et al.
4628598	December 1986	Taylor
4706167	November 1987	Sullivan
4715117	December 1987	Enomoto
4963974	October 1990	Ushio et al.
4970107	November 1990	Akahoshi et al.
4978423	December 1990	Durnwirth et al.
5009959	April 1991	Matsushita et al.
5021296	June 1991	Suzuki et al.
5055321	October 1991	Enomoto et al.
5156732	October 1992	Ogasawara et al.
5260518	November 1993	Tanaka et al.
5264310	November 1993	Kawai
5322976	June 1994	Knudsen et al.
5369881	December 1994	Inaba et al.
5435057	July 1995	Bindra et al.
5466349	November 1995	Tench et al.
5495667	March 1996	Farnworth et al.
5502893	April 1996	Endoh et al.
5517758	May 1996	Nakamura
5532091	July 1996	Mizutani
5578341	November 1996	Hirosawa
5589250	December 1996	Asai et al.
5684333	November 1997	Moriyama
5699613	December 1997	Chong et al.
5768107	June 1998	Ouchi et al.
5826330	October 1998	Isoda et al.
5827604	October 1998	Uno et al.
5861076	January 1999	Adlam et al.
5879568	March 1999	Urasaki et al.
5993945	November 1999	Russel et al.
6098282	August 2000	Frankeny et al.
6201193	March 2001	Hashimoto
6204454	March 2001	Gotoh et al.
6217987	April 2001	Ono et al.

Foreign Patent Documents

	0 620 703		Oct., 1994		EP
	2 258 183		Feb., 1993		GB
	58-051436		Nov., 1983		JP
	63-126297		May., 1988		JP
	01-119088		May., 1989		JP
	02-197148		Aug., 1990		JP
	03-003297		Jan., 1991		JP
	04-055555		Sep., 1992		JP
	05-283334		Oct., 1993		JP
	05-304362		Nov., 1993		JP
	06-260766		Sep., 1994		JP
	08-242064		Sep., 1994		JP
	06-283860		Oct., 1994		JP
	07-147483		Jun., 1995		JP
	07-231149		Aug., 1995		JP
	07-273431		Oct., 1995		JP
	08-139458		May., 1996		JP
	08-181436		Jul., 1996		JP
	08-181438		Jul., 1996		JP
	8-222828		Aug., 1996		JP
	08-250857		Sep., 1996		JP
	08-264942		Oct., 1996		JP
	08-279682		Oct., 1996		JP
	2003-60342		Feb., 2003		JP
	96/17503		Jun., 1996		WO

Other References

English Language Abstract of JP 8-181438. cited by other . English Language Abstract of JP 6-283860. cited by other . English Language Abstract of JP 8-250857. cited by other . English Language Abstract of JP 7-231149. cited by other . English Language Abstract of JP 58-51436. cited by other . English Language Abstract of JP 4-55555. cited by other . English Language Abstract of JP 63-126297. cited by other . English Language Abstract of JP 3-3297. cited by other . English Language Abstract of JP 7-273431, published Oct. 20, 1995. cited by other . English Language Abstract of JP 6-260766, published Sep. 16, 1994. cited by other . English Language Abstract of JP 8-242064, published Sep. 17, 1994. cited by other . English Language Abstract of JP 7-147483, published Jun. 6, 1995. cited by other . English Language Abstract of JP 8-264942, published Oct. 11, 1996. cited by other . English Language Abstract of JP 8-181436, published Jul. 12, 1996. cited by other . English Language Abstract of JP 8-139458, published May 31, 1996. cited by other . English Language Abstract of JP 5-304362, published Nov. 16, 1993. cited by other . Machine Translation of JP 05-283334. cited by other . U.S. Appl. No. 11/523,000, filed Sep. 19, 2006, Asai et al. cited by other . U.S. Appl. No. 11/522,999, filed Sep. 19, 2006, Asai. cited by other.

Primary Examiner: Norris; Jeremy C
Attorney, Agent or Firm: Oblon, Spivak, McClelland, Maier & Neustadt, P.C.

---

Parent Case Text

---

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of application Ser. No. 11/203,427, filed Aug. 15, 2005, which is a continuation of application Ser. No. 10/351,501, filed Jan. 27, 2003, now U.S. Pat. No. 6,930,255, issued Aug. 16, 2005, which is a divisional of application Ser. No. 09/319,258, filed Jun. 11, 1999, now U.S. Pat. No. 6,835,895, issued Dec. 28, 2004, which is a National Stage Application of International Application No. PCT/JP97/04684, filed Dec. 18, 1997. This application is based on and claims the benefit of priority to Japanese Application Nos. 8-354971, filed Dec. 19, 1996, 8-357959, filed Dec. 27, 1996, 8-357801, filed Dec. 28, 1996, 9-29587, filed Jan. 28, 1997, 9-197526, filed Jul. 23, 1997, and 9-197527, filed Jul. 23, 1997. The entire contents of those applications are incorporated herein by reference.

---

Claims

---

What is claimed is:

1. A multilayer printed circuit board comprising: a substrate; at least one conductor circuit formed on the substrate; a plurality of insulating layers formed over the substrate, the insulating layers including a first insulating layer and a second insulating layer; and a plurality of conductor circuits formed between the insulating layers, wherein the first insulating layer is formed on a surface of the substrate and the at least one conductor circuit formed on the substrate, at least one of the conductor circuits and the second insulating layer are formed on the first insulating layer, the first insulating layer has a roughened surface comprising a plurality of octopus-trap shaped anchor structures, the at least one of the conductor circuits formed on the first insulating layer comprises an electroless plated film formed on the roughened surface of the first insulating layer and an electrolytic plated film formed on the electroless plated film, the at least one of the conductor circuits formed on the first insulating layer has a roughened side surface, the electroless plated film has a thickness of 0.1 to 5 .mu.m, and the electrolytic plated film has a thickness of 5 to 30 .mu.m.

2. A printed circuit board according to claim 1, further comprising a viahole connecting the at least one conductor circuit formed on the substrate and the at least one of the conductor circuits formed on the first insulating layer, the electroless plated film formed on the roughened surface and the electrolytic plated film formed on the electroless plated film extend into the viahole.

3. A printed circuit board according to claim 2, wherein each of the insulating layers comprises at least one resin and a plurality of particles dispersed in the at least one resin, and the octopustrap shaped anchor structures are formed by removing the particles existing on a surface of each of the insulating layers.

4. A printed circuit board according to claim 2, wherein the electroless plated film is formed on the roughened surface of the first insulating layer such that the electroless plated film follows the octopus-trap shaped anchor structures.

5. A printed circuit board according to claim 2, wherein the at least one conductor circuit formed on the substrate has a surface at least partially roughened.

6. A printed circuit board according to claim 1, wherein the at least one of the conductor circuits formed on the first insulating layer is roughened by one of etching treatment, polishing treatment, redox treatment and plating treatment.

7. A printed circuit board according to claim 1, wherein each of the insulating layers comprises at least one resin and a plurality of particles dispersed in the at least one resin, and the octopus-trap shaped anchor structures are formed by removing the particles existing on a surface of each of the insulating layers.

8. A printed circuit board according to claim 1, wherein the electroless plated film is formed on the roughened surface of the first insulating layer such that the electroless plated film follows the octopus-trap shaped anchor structures.

9. A printed circuit board according to claim 1, wherein the at least one conductor circuit formed on the substrate has a surface at least partially roughened.

10. A multilayer printed circuit board comprising: a substrate; at least one conductor circuit formed on the substrate; a plurality of insulating layers formed over the substrate, the insulating layers including a first insulating layer and a second insulating layer; and a plurality of conductor circuits formed between the insulating layers, wherein the first insulating layer is formed on a surface of the substrate and the at least one conductor circuit formed on the substrate, at least one of the conductor circuits and the second insulating layer are formed on the first insulating layer, the first insulating layer has a roughened surface comprising a plurality of anchor structures, the at least one of the conductor circuits formed on the first insulating layer comprises an electroless plated film formed on the roughened surface of the first insulating layer and an electrolytic plated film formed on the electroless plated film, the at least one of the conductor circuits formed on the first insulating layer has a roughened side surface, each of the insulating layers comprises at least one resin and a plurality of particles dispersed in the at least one resin, the anchor structures are formed by removing the particles existing on a surface of each of the insulating layers, the electroless plated film has a thickness of 0.1 to 5 .mu.m, and the electrolytic plated film has a thickness of 5 to 30 .mu.m.

11. A printed circuit board according to claim 10, further comprising a viahole connecting the at least one conductor circuit formed on the substrate and the at least one of the conductor circuits formed on the first insulating layer, the electroless plated film formed on the roughened surface and the electrolytic plated film formed on the electroless plated film extend into the viahole.

12. A printed circuit board according to claim 10, wherein the at least one of the conductor circuits formed on the first insulating layer is roughened by one of etching treatment, polishing treatment, redox treatment and plating treatment.

13. A printed circuit board according to claim 10, wherein the electroless plated film is formed on the roughened surface of the first insulating layer such that the electroless plated film follows the anchor structures.

14. A printed circuit board according to claim 10, wherein the at least one conductor circuit formed on the substrate has a surface at least partially roughened.

---

Description

---

TECHNICAL FIELD

This invention relates to a printed circuit board and a method of producing the same, and more particularly to a printed circuit board which can control the occurrence of cracks in the heat cycle and prevent the dissolution of the conductor circuit caused by roughening of an interlaminar insulating layer without the degradation of peel strength, and a method of producing the same.

BACKGROUND ART

Recently, so-called build-up multilayer wiring board are in demand or high densification of multilayer wiring boards. This build-up multilayer wiring board is produced, for example, by a method as described in JP-B-4-55555. That is, an insulating agent composed of a photosensitive adhesive for electroless plating is applied onto a core substrate, dried, exposed to a light and developed to form an interlaminar insulating resin layer having openings for viaholes, and then the surface of the interlaminar insulating resin layer is roughened by treating with an oxidizing agent or the like, and a plating resist is formed on the roughened surface, and thereafter a non-forming portion of the plating resist is subjected to an electroless plating to form viaholes and conductor circuits, and then such steps are repeated plural times to obtain a build-up multilayer wiring board.

However, in the thus obtained multilayer printed circuit board, the conductor circuit is formed on the non-forming portion of the plating resist and the plating resist remains in the inner layer as it was.

Therefore, if IC chips are mounted on such a wiring board, there is a problem that warping of the board is caused by a difference of thermal expansion coefficient between IC chip and the insulating resin layer in the heat cycle to concentrate stress into a boundary portion between the plating resist and the conductor circuit due to poor adhesion property therebetween and hence cracks are generated in the interlaminar insulating layer contacting with the boundary portion.

As a technique capable of solving this problem, there is a method of removing the plating resist retained in the inner layer and forming a roughened layer on the surface of the conductor circuit to provide an adhesion to the interlaminar insulating layer. For example, JP-A-6-283860 discloses a technique of removing the plating resist in the inner layer and providing a roughened layer of copper-nickel-phosphorus on the surface of the conductor circuit composed of an electroless plated film to prevent interlaminar peeling.

In the invention of JP-A-6-283860, however, there is no understanding about cracks caused when the heat cycle test is actually carried out after the mounting of IC chips, and only a conductor circuit composed of only an electroless plated film is disclosed. Moreover, when a supplementary test of the heat cycle at -55.degree. C.-+125.degree. C. is carried out (see Comparative Example 1 as mentioned later), cracking is not observed in about 1000 cycles, but when the cycle number exceeds 1000 cycles, cracking is observed.

As another technique capable of solving the above problem, there is considered a method of adopting so-called semi-additive process to remove the plating resist. In the semi-additive process, however, the conductor circuit is comprised of an electroless plated film and an electrolytic plated film, so that there is a problem that when the surface of the insulating resin layer is subjected to a roughening treatment, a surface portion composed of the electrolytic plated film of the conductor circuit is dissolved by the local electrode reaction.

On the other hand, in order to mount IC chips on the printed circuit board, it is necessary to form a solder bump on the circuit board. As a method of forming the solder bump, there has hitherto been adopted a method wherein an alignment mark composed of a conductor layer is previously formed on a mask for printing such as a metal mask, a plastic mask or the like and a printed circuit board in order to determine positioning of the mask for printing and the printed circuit board, and then both alignment marks are adjusted to each other to laminate the mask for printing on the printed circuit board at a given position, and thereafter a cream solder is printed thereon. In this case, a solder resist layer opening a portion of the alignment mark or the pad for solder bump formation is formed on the printed circuit board.

Therefore, if IC chips are mounted on such a printed circuit board, there is a problem that warping of the board is caused by a difference of thermal expansion coefficient between IC chip and the insulating resin layer in the heat cycle to concentrate stress in a boundary portion between the solder resist layer and the conductor layer (inclusive of the alignment mark and the pad for solder bump formation) due to the absence of adhesion therebetween and hence cracks are generated in the solder resist layer starting from the boundary portion and the solder resist is peeled off.

It is, therefore, an object of the invention to solve the aforementioned problems of the conventional technique.

It is a main object of the invention to provide a printed circuit board capable of effectively preventing cracks and interlaminar peeling of the interlaminar insulating layer created in the heat cycle without degrading other properties, particularly peel strength of conductor: (adhesion between a conductor circuit and an interlaminar insulating layer, adhesion between a viahole and an under layer conductor circuit, or adhesion between a conductor layer and a solder resist layer).

It is another object of the invention to provide a printed circuit board capable of preventing the dissolution of the surface of the conductor circuit through the local electrode reaction.

It is still another object of the invention to provide a method of advantageously producing such a printed circuit board.

DISCLOSURE OF THE INVENTION

The inventors have made various studies in order to achieve the above objects and as a result the invention lying in the following constructions has been accomplished.

(1) The printed circuit board according to the invention is a printed circuit board formed by laminating an interlaminar insulating layer on a conductor circuit of a substrate and repeating formation of conductor circuit and an interlaminar insulating layer, characterized in that the conductor circuit is comprised of an electroless plated film and an electrolytic plated film, and a roughened layer is formed on at least a part of the surface of the conductor circuit.

(2) The printed circuit board according to the invention is a printed circuit board formed by laminating an interlaminar insulating layer on a conductor circuit of a substrate and repeating formation of conductor circuit and an interlaminar insulating layer, characterized in that the conductor circuit is comprised of an electroless plated film and an electrolytic plated film, and a roughened layer is formed on at least a part of the surface of the conductor circuit, and the surface of the roughened layer is covered with a layer of a metal having an ionization tendency of more than copper but less than titanium or a noble metal.

In the printed circuit board described in the item (1) or (2), it is preferable that the roughened layer is formed on at least a part of the surface inclusive of a side surface of the conductor circuit and that the roughened layer is a plated layer of copper-nickel-phosphorus alloy.

(3) A method of producing the multilayer printed circuit board according to the invention comprises steps of subjecting a surface of a substrate to an electroless plating, forming a plating resist thereon, subjecting the substrate to an electrolytic plating, removing the plating resist, etching and removing the electroless plated film beneath the plating resist to form a conductor circuit comprised of the electroless plated film and the electrolytic plated film, forming a roughened layer on at least a part of the surface of the conductor circuit and then forming an interlaminar insulating layer thereon.

(4) A method of producing the multilayer printed circuit board according to the invention comprises subjecting a surface of a substrate to an electroless plating, forming a plating resist thereon, subjecting the substrate to an electrolytic plating, removing the plating resist, etching and removing the electroless plated film beneath the plating resist to form a conductor circuit comprised of the electroless plated film and the electrolytic plated film, forming a roughened layer on at least a part of the surface of the conductor circuit, covering the surface of the roughened layer with a layer of a metal having an ionization tendency of more than copper but less than titanium or a noble metal and forming an interlaminar insulating layer thereon.

In the method described in item (3) or (4), the roughened layer is preferably formed by plating of copper-nickel-phosphorus alloy.

(5) The printed circuit board according to the invention is a multilayer printed circuit board comprising a substrate provided with an under layer conductor circuit, an interlaminar insulating layer formed thereon and an upper layer conductor circuit formed on the interlaminar insulating layer, and a viahole connecting both the conductor circuits to each other, in which the viahole is comprised of an electroless plated film and an electrolytic plated film, and a roughened layer having a roughened surface formed by etching treatment, polishing treatment, or redox treatment, or having a roughened surface formed by a plated film is formed on at least a part of the surface of the lower layer conductor circuit connecting to the viahole.

In the printed circuit board described in item (5), the roughened layer is preferably formed by plating of copper-nickel-phosphorus alloy.

(6) A method of producing the multilayer printed circuit board according to the invention comprises forming an under layer conductor circuit on a surface of a substrate, forming a roughened layer on at least a part of a surface of the under layer conductor circuit to be connected to a viahole, forming an interlaminar insulating layer thereon, and forming openings for viaholes in the interlaminar insulating layer, subjecting the interlaminar insulating layer to an electroless plating, forming a plating resist thereon and subjecting the substrate to an electrolytic plating, removing the plating resist, etching and removing the electroless plated film beneath the plating resist to form an upperlayer conductor circuit comprised of the electroless plated film and the electrolytic plated film and a viahole.

In the method described in item (6), the roughened layer is preferably formed by plating of copper-nickel-phosphorus alloy.

(7) A printed circuit board provided with a conductor layer used as an alignment mark, in which a roughened layer is formed on at least a part of the surface of the conductor layer.

In the printed circuit board described in item (7), the conductor layer is preferably comprised of an electroless plated film and an electrolytic plated film.

(8) A printed circuit board provided with a conductor layer used as an alignment mark, in which the conductor layer is comprised of an electroless plated film and an electrolytic plated film.

In the printed circuit board described in item (8), it is preferable that the roughened layer is formed on at least a part of the surface of the conductor layer.

In the printed circuit board described in item (7) or (8), it is preferable that the alignment mark is an opening portion formed by exposing only the surface of the conductor layer from a solder resist formed on the conductor layer, and it is preferable that a metal layer of nickel-gold is formed on the conductor layer exposed from the opening portion.

Further, in the printed circuit board described in item (7) or (8), it is preferable that the alignment mark is used for positioning to a printed mask, an IC chip mounting and positioning in the mounting of a printed circuit board packaged a semiconductor element to another printed circuit board.

BRIEF EXPLANATION OF THE DRAWINGS

FIGS. 1-19 are flow charts showing production steps of a printed circuit board in Example 1;

FIG. 20 is a triangular diagram showing a composition of copper-nickel-phosphorus roughened layer;

FIGS. 21-40 are flow charts showing production steps of a printed circuit board in Example 5;

FIG. 41 is a partial sectional view showing an alignment mark composed of a conductor layer and used for positioning to a printed mask or an IC chip mounting;

FIG. 42 is a partial sectional view showing an alignment mark composed of a conductor layer and used for positioning in the mounting of a printed circuit board packaged a semiconductor element to another printed circuit board; and

FIG. 43 is a plane view of a printed circuit board.

In these drawings, numeral 1 is a substrate, numeral 2 an interlaminar insulating resin layer (an adhesive layer for electroless plating), numeral 2a an insulating layer, numeral 2b an adhesive layer, numeral 3 a plating resist, numeral 4 an inner layer conductor circuit (an inner layer copper pattern), numeral 5 an outer layer conductor circuit (an outer layer copper pattern), numeral 6 an opening for viahole, numeral 7 a viahole (BVH), numeral 8 a copper foil, numeral 9 a through-hole, numeral 10 a filling resin (a resin filler), numeral 11 a roughened layer, numeral 12 an electroless copper plated film, numeral 13 an electrolytic copper plated film, numeral 14 a solder resist layer, numeral 15 a nickel plated layer, numeral 16 a gold plated layer, numeral 17 a solder bump (a solder body), numeral 18 an alignment mark (used for positioning to a printed mask), numeral 19 an alignment mark (used for positioning to an IC chip mounting), numeral 20 an alignment mark (used for positioning in the mounting of a printed circuit board packaged a semiconductor element to another printed circuit board), numeral 21 a pad for solder bump formation, numeral A a product portion.

BEST MODE FOR CARRYING OUT THE INVENTION

{circle around (1)}. The printed circuit board according to the invention lies in a point that the conductor circuit is comprised of an electrolytic plated film and an electroless plated film, and the electroless plated film is located at an inner layer side and the electrolytic plated film is located at an outer layer side (see enlarged views of FIG. 18 and FIG. 19).

In such a structure, since the electrolytic plated film is softer and more malleable than the electroless plated film, the conductor circuit is able to follow size change of the interlaminar insulating resin layer as an upper layer even if warping of the board is generated in the heat cycle. Moreover, in the printed circuit board according to the invention, since the roughened layer is formed on the surface of the conductor circuit, the conductor circuit is strongly adhered to the interlaminar insulating resin layer as an upper layer and more readily follows size change of the interlaminar insulating resin layer.

Particularly, it is advantageous to form the roughened layer on at least a side face of the conductor circuit, which can control cracks generated in the interlaminar insulating resin layer starting from the boundary portion between the side face of the conductor circuit and the interlaminar resin contacted therewith.

{circle around (2)}. The printed circuit board according to the invention lies in a point that the viahole is comprised of an electrolytic plated film and an electroless plated film, and the electroless plated film is located at an inner layer side and the electrolytic plated film is located at an outer layer side (see enlarged views of FIG. 18 and FIG. 19).

In such a structure, since the electrolytic plated film is softer and more malleable than the electroless plated film, the viahole is able to follow size change of the interlaminar insulating resin layer as an upper layer even if a warp of the board is generated in the heat cycle. Moreover, the viahole in the printed circuit board according to the invention is constructed at the inner layer side with the hard electroless plated film and also such an electroless plated film is adhered to the under layer conductor circuit through the roughened layer, so that the viahole is not peeled off from the under layer conductor circuit in the heat cycle. Because the metal layer encroached by the roughened layer is the harder electroless plated film, and hence breakage at the metal layer is rarely caused even when peeling force is applied.

In short, when the viahole is comprised of only the electrolytic plated film, even if it is adhered to the under layer conductor circuit through the roughened layer, the electrolytic plated film itself is soft and is apt to peel off due to the heat cycle. While, when the viahole is comprised of only the electroless plated film, it can not follow size change of the interlaminar insulating resin layer and hence cracking is caused in the interlaminar insulating resin layer on the viahole. In the printed circuit board according to the invention, the viahole is comprised of the electrolytic plated film and the electroless plated film and connected to the under layer conductor circuit through the roughened layer, so that the occurence of cracks generated in the interlaminar insulating resin layer on the viahole, and peeling between the viahole and the under layer conductor circuit in the heat cycle can be prevented at the same time.

Moreover, when the interlaminar insulating resin layer is roughened, it is desirable that a plated film encroached into the roughened layer is hard. Because breakage is rarely caused at the plated film portion when peeling force is applied.

In structure {circle around (2)}, the roughened layer may be formed on the surface of the viahole. Because the roughened layer is strongly adhered to the interlaminar insulating resin layer as an upper layer and hence the viahole is more able to follow size change of the interlaminar insulating resin layer. Further, the roughened layer on the under layer conductor circuit may be formed on not only the portion connecting to the viahole but also the whole surface of the under layer conductor circuit. The adhesion of the under layer conductor circuit to the interlaminar insulating resin layer is improved like the above structure {circle around (1)}.

In structure {circle around (2)}, it is desirable that the under layer conductor circuit connecting to the viahole is comprised of the electrolytic plated film and the electroless plated film, and the electroless plated film is located at an inner layer side and the electrolytic plated film is located at an outer layer side. Because the inner layer side of the under layer conductor circuit is adhered to the interlaminar insulating resin layer, it is desirably a hard electroless plated film in order to ensure peel strength, while the contrary side is connected to the viahole and is desirably an electrolytic plated film having an excellent following property to size change.

{circle around (3)}. The printed circuit board according to the invention lies in a point that the roughened layer is formed on at least a part of the surface of the conductor layer as an alignment mark used for positioning to a printed mask or an IC chip mounting and as an alignment mark used for mounting a packaged board obtained by mounting a semiconductor element onto another printed circuit board (see enlarged view of FIG. 41).

When a peripheral edge of the conductor layer is covered with the solder resist layer (that is, in case of exposing only the conductor layer from an opening of the solder resist layer), peeling of the solder resist layer is not caused and the function of the conductor layer as an alignment mark is not lowered.

{circle around (4)}. The printed circuit board according to the invention lies in a point that the conductor layer as an alignment mark is comprised of the electrolytic plated film and the electroless plated film, and the electroless plated film is located at an inner layer side and the electrolytic plated film is located at an outer layer side, and the alignment mark is used for positioning to a printed mask or an IC chip mounting and for mounting the packaged board obtained by mounting a semiconductor element to another printed circuit board (see enlarged view of FIG. 41).

In such a structure, since the electrolytic plated film is softer and more malleable than the electroless plated film, the conductor layer is able to follow size change of the solder resist layer as an upper layer even if warping of the board is generated in a heat cycle. Moreover, when the roughened layer is formed on the surface of the conductor layer, the conductor layer is strongly adhered to the solder resist layer as an upper layer and is able to follow size change of the solder resist layer. Further, the conductor contacting with the interlaminar insulating layer is an electroless plated film and high in the hardness, and hence peel strength can be increased.

Particularly, it is advantageous to form the roughened layer on at least a side face of the conductor layer, which can control cracks generated in the solder resist layer or the like starting from a boundary between the side face of the conductor layer and the solder resist layer contacting therewith in the heat cycle.

In the structures {circle around (3)} and {circle around (4)}, it is further desirable that the metal layer made of nickel-gold is formed on the conductor layer as an alignment mark exposed from the opening portion. Because gold is high in reflectance and advantageously functions as an alignment mark. The metal layer made of nickel-gold may be formed by electroless plating. For example, the nickel layer is comprised of a nickel plated film having a thickness of 5 .mu.m, and the gold layer is comprised of a flash gold plated film having a thickness of 0.1 .mu.m or a thick gold plated film having a thickness of 0.5 .mu.m.

In the structures {circle around (3)} and {circle around (4)}, as shown in FIG. 41, the printed circuit board is comprised, for example, of an insulating substrate 1, a first layer conductor circuit 4 and an interlaminar insulating layer 2 (an adhesive layer for electroless plating) formed thereon, a pad (a conductor pattern) 21 for a solder bump formation comprising a part of a second layer conductor circuit, an alignment mark 18 for positioning to a printed mask and an alignment mark 19 for an IC chip mounting formed on the interlaminar insulating agent 2 through semi-additive process, a solder resist layer 14 formed on a portion other than the alignment mark 18, 19 and the pad 21 for the solder bump formation. The alignment mark 18 for positioning to the printed mask is formed on a portion forming no conductor pattern in the vicinity of an outer peripheral portion of the printed circuit board. Concretely, it is formed, for example, on an outside of a product portion A shown in FIG. 41. Therefore, the alignment mark 19 for the IC chip mounting enables an IC chip mounting without influence of the mark 18. In this case, the vicinity of the outer peripheral portion means an outside portion of the product portion as above mentioned. Further, the alignment mark 19 for the IC chip mounting is formed on each product portion in the printed circuit boards in order to mount an IC chip on each product portion. Further, in case of mounting a semiconductor element to produce a packaged board, the alignment mark 20 used for mounting the packaged board to another printed circuit board is formed on the innermost side as shown FIG. 42. The alignment mark 20 is desirably a cross-shaped mark as shown FIG. 43. In case of adopting the cross-shaped mark, an opening of a solder resist layer is formed so as to cover the peripheral edge of the cross.

Particularly, the alignment marks 18, 19 are preferably formed in the opening portions exposing only the surface of the conductor layer from the solder resist layer formed on the conductor layer (including the viahole). Because the peripheral edge of the conductor layer overlaps with the solder resist layer and hence the peeling of the conductor can be prevented by holding the conductor with the solder resist layer as shown FIG. 41. Moreover, in the heat cycle, cracks generated starting from the boundary portion between the conductor layer and the interlaminar insulating resin layer due to the difference of thermal expansion coefficient can be controlled.

Particularly, the alignment mark for positioning to a printed mask has the following effect.

The opening of the solder resist layer is formed by placing a photomask film and subjecting to light exposure and developing treatments. If the position of the photomask is shifted, the position of the opening is also shifted.

If the conductor layer as an alignment mark is perfectly exposed, since a center of the conductor is recognized as the central position of the alignment mark in a camera, position shifting of the opening in the solder resist layer cannot be recognized. As a result, the opening portion of the printed mask is not coincident with the opening portion of the solder resist layer, so that an opening volume of the printed mask is decreased due to the solder resist layer and the height of a solder bump becomes low.

On the other hand, if the peripheral edge of the conductor layer as an alignment mark is covered with the solder resist layer, since a center of the conductor exposed from the opening portion is recognized as the central position of the alignment mark in a camera, even if the photomask for opening the solder resist layer is shifted to cause position shifting of the opening in the solder resist layer, the alignment mark is shifted in the same direction and amount as mentioned above. As a result, the opening portion of the printed mask is coincident with the opening portion of the solder resist layer, so that an opening volume of the printed mask is not decreased due to the solder resist layer and the height of a solder bump is not lowered.

In FIG. 41, the pad 21 for the solder bump formation (conductor pattern) may be covered with the opening peripheral edge of the solder resist layer or may perfectly be exposed in the opening portion.

As mentioned above, in the above structures {circle around (1)}, {circle around (2)}, {circle around (4)} of the printed circuit board according to the invention, the inner layer side of the conductor is constructed with the electroless plated film which is harder than the electrolytic plated film, and hence the peel strength is never lowered. Because the higher the hardness of the portion contacting with an interlaminar insulating layer and located in the inner layer side of the conductor circuit (in case of adopting an adhesive for electroless plating as mentioned later as an interlaminar insulating layer, the portion contacting with a roughened surface), the higher the peel strength. Even when the printed circuit board according to the invention is mounted with an IC chip and subjected to a heat cycle test under -55.degree. C.-+125.degree. C., the occurrence of cracks generated in the interlaminar insulating resin layer starting from the conductor circuit or the viahole, and cracks generated in the solder resist layer starting from the boundary between the side face of the conductor layer and the solder resist layer contacting therewith can be prevented, and also the peeling of the conductor circuit, the viahole or the solder resist layer is not observed.

Moreover, the printed circuit board having such a structures {circle around (1)}-{circle around (4)} can easily be produced by the production method according to the invention mentioned later (semi-additive process).

In the invention, it is desirable that the roughened layer formed on the surface of the conductor circuit, the surface of the viahole or the surface of the conductor layer for an alignment mark is a roughened surface of copper formed by an etching treatment, a polishing treatment, an oxidation treatment or a redox treatment, or a roughened surface of a plated film formed by subjecting to a plating treatment.

Particularly, it is desirable that the roughened layer is an alloy layer composed of copper-nickel-phosphorus. Because the alloy layer is a needle-shaped crystal layer and is excellent in adhesion to the solder resist layer. Further, the alloy layer is electrically conductive, and hence even if the solder body is formed on the surface of the pad, the removal of the alloy layer is not necessary.

The composition of the alloy layer is desirably 90-96 wt % of copper, 1-5 wt % of nickel and 0.5-2 wt % of phosphorus because the needle-shaped structure is obtained in such a composition ratio.

Moreover, FIG. 18 is a triangular diagram of three components showing a composition of copper-nickel-phosphorus capable of forming the needle-shaped crystal. In this figure, the range surrounded by (Cu, Ni, P)=(100, 0, 0), (90, 10, 0), (90, 0, 10) is preferable.

When the roughened layer is formed by the oxidation treatment, it is desirable to use a solution of an oxidizing agent comprising sodium chlorite, sodium hydroxide and sodium phosphate.

When the roughened layer is formed by the redox treatment, it is desirably carried out by immersing a solution of a reducing agent comprising sodium hydroxide and sodium borohydride after the above oxidation treatment.

The roughened layer formed on the surface of the conductor circuit desirably has a thickness of 0.5-10 .mu.m, preferably 0.5-7 .mu.m. Because, if the thickness is too thick, the roughened layer itself is apt to be damaged and peeled, while if it is too thin, adhesion is lowered.

In the invention, the electroless plated film constituting the conductor circuit desirably has a thickness of 0.1-5 .mu.m, preferably 0.5-3 .mu.m. Because, if the thickness is too thick, the ability to follow the interlaminar insulating resin layer lowers, while if it is too thin, degradation of peel strength is caused and electric resistance becomes large in the case of being subjected to an electrolytic plating to cause scattering in the thickness of the plated film.

Furthermore, the electrolytic plated film constituting the conductor circuit desirably has a thickness of 5-30 .mu.m, preferably 10-20 .mu.m. Because, if the thickness is too thick, degradation of peel strength is caused, while if it is too thin, the ability to follow the interlaminar insulating resin layer lowers.

Thus, in the invention, the conductor circuit is comprised of the electrolytic plated film and the electroless plated film, and the roughened layer formed on the surface of the conductor circuit mainly contacts with the electrolytic plated film. The electrolytic plated film is apt to be dissolved by local electrode reaction as compared with the electroless plated film, so that when the electrolytic plated film forms the local electrode with the roughened layer, it is rapidly dissolved and hence a large hole is apt to be formed in the surface of the conductor circuit. In the invention, therefore, it is particularly desirable that the surface of the roughened layer is covered with a layer of a metal having an ionization tendency of more than copper but less than titanium or a noble metal, which is another feature in this point. Thus, the dissolution of the conductor circuit through the local electrode reaction can be controlled.

As the metal having an ionization tendency not lower than that of copper but not higher than that of titanium, there is at least one metal selected from the group consisting of titanium, aluminum, zinc, iron, indium, thallium, cobalt, nickel, tin, lead and bismuth.

As the noble metal, there is at least one metal selected from the group consisting of gold, silver and platinum.

Such a metal or noble metal layer covering the roughened layer can prevent the dissolution of the conductor circuit through the local electrode reaction caused in the roughening of the interlaminar insulating layer.

Such a metal or noble metal layer desirably has a thickness of 0.1-2 .mu.m.

Among such a metal or noble metal, tin is preferable. Tin can form a thin layer through an electroless substitution plating and can advantageously follow the roughened layer.

In the invention, it is desirable that the roughened layer is formed on at least a side face of the conductor circuit. Because cracks generated in the interlaminar insulating resin layer due to the heat cycle result from the bad adhesion between the side face of the conductor circuit and the insulating resin layer, but in such a structure according to the invention, the cracks generated in the interlaminar insulating resin layer starting from the boundary between the side face of the conductor circuit and the insulating resin layer can be prevented.

In the invention, it is desirable that the adhesive for electroless plating is used as the interlaminar insulating resin layer constituting the above wiring substrate. The adhesive for electroless plating is optimum to be obtained by dispersing cured heat-resistant resin particles soluble in acid or oxidizing agent into an uncured heat-resistant resin hardly soluble in acid or oxidizing agent through curing.

Because, the heat-resistant resin particles can be dissolved and removed by treating with an acid or an oxidizing agent to form a roughened surface of octopus-trap shaped anchors on its surface.

In the adhesive for electroless plating, the cured heat-resistant resin particles are desirable to be selected from {circle around (1)} heat-resistant resin powder having an average particle size of not more than 10 .mu.m, {circle around (2)} aggregated particles formed by aggregating heat-resistant resin powder having an average particle size of not more than 2 .mu.m, {circle around (3)} a mixture of heat-resistant resin powder having an average particle size of 2-10 .mu.m and heat-resistant resin powder having an average particle size of not more than 2 .mu.m, {circle around (4)} false particles formed by adhering at least one of heat-resistant resin powder and inorganic powder having an average particle size of not more than 2 .mu.m onto surfaces of heat-resistant resin powder having an average particle size of 2-10 .mu.m, and {circle around (5)} a mixture of heat-resistant resin powder having an average particle size of 0.1-0.8 .mu.m and heat-resistant resin powder having an average particle size of more than 0.8 .mu.m but less than 2 .mu.m because they can form complicated anchor.

A method of producing the printed circuit board according to the invention will be described below. (1) At first, a wiring substrate is prepared by forming an inner layer copper pattern on a surface of a core substrate.

The copper pattern of the wiring substrate is formed by a method of etching a copper-clad laminate, or a method of forming an adhesive layer for electroless plating on a substrate such as glass epoxy substrate, polyimide substrate, ceramic substrate, metal substrate or the like and roughening the surface of the adhesive layer and subjecting the roughened surface to an electroless plating, or so-called semi-additive process (the whole of the roughened surface is subjected to an electroless plating and then a plating resist is formed thereon and a portion not forming the plating resist is subjected to an electrolytic plating and the plating resist is removed and etched to form a conductor circuit comprised of an electrolytic plated film and an electroless plated film).

If necessary, a roughened layer of copper-nickel-phosphorus is further formed on the copper pattern surface of the wiring substrate.

The roughened layer is formed by an electroless plating. The composition of the electroless plating aqueous solution desirably has a copper ion concentration of 2.2.times.10.sup.-2.about.4.1.times.10.sup.-2 mol/l, a nickel ion concentration of 2.2.times.10.sup.-3.about.4.1.times.10.sup.-3 mol/l and a hypophosphorus acid ion concentration of 0.20.about.0.25 mol/l.

The film deposited within the above range has a needle in crystal structure and is excellent in the anchor effect. The electroless plating aqueous solution may be added with a complexing agent and additives in addition to the above compounds.

As the other method of forming the roughened layer, there are oxidation-reduction treatment, a method of etching copper surface along grain boundary to form a roughened layer and the like.

Moreover, through-holes are formed in the core substrate, and the front and back wiring layers may be electrically connected to each other through the through-holes.

And also, a resin may be filled in the through-holes and between the conductor circuits of the core substrate to ensure the smoothness thereof (see FIGS. 1-4). (2) Then, an interlaminar insulating resin layer is formed on the printed wiring substrate prepared in step (1).

In the invention, it is particularly desirable to use an adhesive for electroless plating as the interlaminar insulating resin material (see FIG. 5). (3) After the adhesive layer for electroless plating formed in step (2) is dried, an opening portion for the formation of viahole is formed, if necessary.

The opening portion for the formation of viahole is formed in the adhesive layer by light exposure, development and thermosetting in the case of photosensitive resin, or by thermosetting and laser working in the case of thermosetting resin (see FIG. 6). (4) Then, epoxy resin particles existing on the surface of the cured adhesive layer are dissolved and removed with an acid or an oxidizing agent to roughen the surface of the adhesive layer (see FIG. 7).

As the acid, there are phosphoric acid, hydrochloric