Protective layer in memory device and method therefor Number:6,828,625 from the United States Patent and Trademark Office (PTO) owispatent A method for protecting a non-volatile memory device, the method including forming a non-volatile memory device including a polycide structure formed over a non-conducting charge trapping layer, and forming a protective layer over at least a portion of the polycide structure, the protective layer being adapted to absorb electromagnetic wave energy having a wavelength shorter than visible light. A device constructed in accordance with the method is also disclosed.<H Protective, therefor, Protective, laye, 6828625.html, Patent, pto, 6828625

Title: Protective layer in memory device and method therefor

Abstract: A method for protecting a non-volatile memory device, the method including forming a non-volatile memory device including a polycide structure formed over a non-conducting charge trapping layer, and forming a protective layer over at least a portion of the polycide structure, the protective layer being adapted to absorb electromagnetic wave energy having a wavelength shorter than visible light. A device constructed in accordance with the method is also disclosed.

Patent Number: 6,828,625 Issued on 12/07/2004 to Bloom, et al.

Inventors: Bloom; Iian (Haifa, IL); Eitan; Boaz (Ra'anana, IL)
Assignee: Saifun Semiconductors Ltd. (Netanya, IL)

Appl. No.: 189533

Filed: July 8, 2002

Current U.S. Class: 257/324 ; 257/315; 257/326; 257/E21.423; 257/E21.679; 257/E27.103; 257/E29.165; 257/E29.309

Field of Search: 257/324,315,316,326 438/216,261,591,593,257,267

References Cited [Referenced By]

U.S. Patent Documents


3895360	July 1975	Cricchi et al.
4016588	April 1977	Ohya et al.
4017888	April 1977	Christie et al.
4151021	April 1979	McElroy
4173766	November 1979	Hayes
4173791	November 1979	Bell
4257832	March 1981	Schwabe et al.
4306353	December 1981	Jacobs et al.
4342149	August 1982	Jacobs et al.
4360900	November 1982	Bate
4380057	April 1983	Kotecha et al.
4471373	September 1984	Shimizu et al.
4521796	June 1985	Rajkanan et al.
4527257	July 1985	Cricchi
4630085	December 1986	Koyama
4665426	May 1987	Allen et al.
4667217	May 1987	Janning
4742491	May 1988	Liang et al.
4758869	July 1988	Eitan et al.
4769340	September 1988	Chang et al.
4780424	October 1988	Holler et al.
4847808	July 1989	Kobatake
4870470	September 1989	Bass, Jr. et al.
4941028	July 1990	Chen et al.
4992391	February 1991	Wang
5021999	June 1991	Kohda et al.
5075245	December 1991	Woo et al.
5104819	April 1992	Freiberger et al.
5120672	June 1992	Mitchell et al.
5159570	October 1992	Mitchell et al.
5168334	December 1992	Mitchell et al.
5175120	December 1992	Lee
5214303	May 1993	Aoki
5305262	April 1994	Yoneda
5311049	May 1994	Tsuruta
5324675	June 1994	Hayabuchi
5334555	August 1994	Sugiyama et al.
5338954	August 1994	Shimoji
5349221	September 1994	Shimoji
5350710	September 1994	Hong et al.
5359554	October 1994	Odake et al.
5393701	February 1995	Ko et al.
5394355	February 1995	Uramoto et al.
5414693	May 1995	Ma et al.
5418176	May 1995	Yang et al.
5418743	May 1995	Tomioka et al.
5422844	June 1995	Wolstenholme et al.
5424567	June 1995	Chen
5426605	June 1995	Van Berkel et al.
5434825	July 1995	Harari
5436481	July 1995	Egawa et al.
5455793	October 1995	Amin et al.
5467308	November 1995	Chang et al.
5477499	December 1995	Van Buskirk et al.
5496753	March 1996	Sakurai et al.
5518942	May 1996	Shrivastava
5523251	June 1996	Hong
5553018	September 1996	Wang et al.
5599727	February 1997	Hakozaki et al.
5654568	August 1997	Nakao
5656513	August 1997	Wang et al.
5712814	January 1998	Fratin et al.
5726946	March 1998	Yamagata et al.
5760445	June 1998	Diaz
5768192	June 1998	Eitan
5787036	July 1998	Okazawa
5793079	August 1998	Georgescu et al.
5801076	September 1998	Ghneim et al.
5812449	September 1998	Song
5825686	October 1998	Schmitt-Landsiedel et al.
5836772	November 1998	Chang et al.
5841700	November 1998	Chang
5847441	December 1998	Cutter et al.
5864164	January 1999	Wen
5870335	February 1999	Khan et al.
5903031	May 1999	Yamada et al.
5946558	August 1999	Hsu
5963412	October 1999	En
5973373	October 1999	Krautschneider et al.
5991202	November 1999	Derhacobian et al.
6011725	January 2000	Eitan
6018186	January 2000	Hsu
6020241	February 2000	You et al.
6028324	February 2000	Su et al.
6030871	February 2000	Eitan
6034403	March 2000	Wu
6034896	March 2000	Ranaweera et al.
6063666	May 2000	Chang et al.
6195196	February 2001	Kimura et al.
6201282	March 2001	Eitan
6285574	September 2001	Eitan
6337502	January 2002	Eitan et al.
6348711	February 2002	Eitan

Foreign Patent Documents


0751560	Jan., 1997	EP
1073120	Jan., 2001	EP
1297899	Nov., 1972	GB
2157489	Oct., 1985	GB
05021758	Jan., 1993	JP
07193151	Jul., 1995	JP
09162314	Jun., 1997	JP
WO 81/00790	Mar., 1981	WO
WO 96/25741	Aug., 1996	WO

Other References

Chan et al., "A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device," IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987. .
Eltan et al., "Hot-Electron Injection into the Oxide in n-Channel MOS Devices," IEEE Transactions on Electron Devices, vol. ED-38, No. 3, pp. 328-340, Mar. 1981. .
Roy, Anirban "Characterization and Modelling of Charge Trapping and Retention in Novel Multi-Dielectic Nonvolatile Semiconductor Memory Device," Doctoral Dissentation, Sherman Fairchild Center, Department of Computer Science and Electrical Engineering, pp. 1-35, 1989. .
"2 Bit/Cell EEPROM Cell Using Band-To-Band Tunneling For Data Read-Out," IBM Technical Disclosure Bulletin, US IBM Corp. NY vol. 35, No 4B, ISSN: 0018-88689, Sep., 1992. .
Hsing-Huang Tsent et al., "Thin CVD Gate Dielectric for USLI Technology",IEEE, 0-7803-1450-6, 1993. .
Pickar, K.A., "Ion Implementation in Silicon," Applied Solid State Science, vol. 5 R. Wolfe Edition, Academic Press, New York, 1975. .
Bruno Ricco, "Nonvolatiel Multilevel Memories for Digital Application", IEEE, vol. 86, No. 12, Issued Dec. 1998, pp. 2399-2421. .
Chang, J., "Non Voliatile Semiconductor Memory Devices," Proceeding of the IEEE, vol. 84 No. 7, Issued Jul. 1976. .
Ma et al., "A dual-bit Split-Gate EEPROM (OSG) Cell In Contactless Array for Single-Vcc High Density Flash Memories", IEEE, pp. 3.5.1-3.5.4, 1994. .
Oshima et al., "Process and Device Technologies for 16Mbit Eproms with Large--Tilt--Angle Implemented P-Pocket Cell," IEEE, CH2865-4/90/0000-0095, pp. 5.2.1-5.2.4, 1990. .
Lee, H., "A New Approach For the Floating-Gate MOS NonVolatile Memory", Applied Physics Letters, vol. 31, No. 7, pp. 475-476, Oct. 1977. .
Bhattacharyya et al., "FET Gate Structure for Nonvolatile N-Channel Read-Mostly Memory Devices," IBM Technical Disclosure Bulletin, US IBM Corp. vol. 18, No. 6, p. 1768, 1976. .
Bude et al., "EEPROM/Flash Sub 3.0V Drain--Source Bias Hot Carrier Writing", IEDM 95, pp. 989-992. .
Bude et al., "Secondary Electron Flash--a High Performance, Low Power Flash Technology for 0.35 .alpha.m and Below", IEDM 97, pp. 279-282. .
Bude et al., "Modelling Nonequilibrium Hot Carrier Device Effects", Conference of Insulator Specialists of Europe, Sweden, Jun., 1997. .
Glasser et al., "The Design and Analysis of VLSI Circuits", Addison Wesley Publishing Co, Chapter 2, 1988. .
Eltan, U.S. patent application No. 08/905,286, filed Aug. 1, 1997. .
Eltan, U.S. patent application No. 09/536,125, filed Mar. 28, 2000. .
Eltan, U.S. patent application No. 08/902,890, filed Jul. 30, 1997..

Primary Examiner: Cao; Phat X.
Assistant Examiner: Doan; Theresa T.
Attorney, Agent or Firm: Eitan, Pearl, Latzer & Cohen Zedek, LLP

Parent Case Text

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application is a divisional application of U.S. patent application Ser. No. 09/988,122, filed Nov. 19 2001, which is hereby incorporated by reference.

Claims

What is claimed is:

1. A non-volatile memory device comprising: a polycide structure formed over a non-conducting charge trapping layer; and a resistive protective layer formed over at least a portion of said polycide structure, said resistive protective layer being adapted to persist on at least a portion of said polycide structure and to absorb electromagnetic wave energy having a wavelength shorter than visible light.

2. The device according to claim 1 wherein said resistive protective layer comprises an ultraviolet absorber.

3. The device according to claim 1 wherein said resistive protective layer comprises a layer of undoped polysilicon.

4. The device according to claim 3 wherein said resistive protective layer of undoped polysilicon comprises a resistivity of at least 1 G.OMEGA..

5. The device according to claim 3 wherein said resistive protective layer of undoped polysilicon comprises a thickness of 30-600.

6. The device according to claim 1 and further comprising at least one additional layer formed over said resistive protective layer.

7. The device according to claim 6 wherein said at least one additional layer comprises at least one of a layer of undoped glass, a layer of doped glass, and a metal layer.

8. The device according to claim 1 wherein said polycide structure comprises a polysilicon layer and a metal silicide film.

9. The device according to claim 8 wherein said polysilicon layer comprises a polycrystalline silicon (polysilicon).

10. The device according to claim 8 wherein said polysilicon layer is doped with a dopant.

11. The device according to claim 8 wherein said polysilicon layer is undoped.

12. The device according to claim 8 wherein said metal silicide film comprises at least one of a tungsten silicide film and a titanium silicide film.

Description

FIELD OF THE INVENTION

The present invention relates to the manufacture of semiconductor products in general, and particularly to protection against damage to semiconductor circuits from effects of electromagnetic wave energy generated during an etch process.

BACKGROUND OF THE INVENTION

During the manufacture of semiconductor products, layers of material are laid down or grown. Some layers are then etched, to produce the desired shapes of transistors, metal lines, and other microelectronics devices. When the processing has finished, a functioning chip is produced. If the chip contains a memory array, it typically has a plurality of memory transistors that may be programmed or erased. For example, the memory transistors may be floating gate transistors, nitride read only memory (NROM) transistors, silicon oxide-nitride oxide-silicon (SONOS) transistors, and any other non-volatile memory metal oxide semiconductor (MOS) devices capable of storing charge. Unfortunately, the manufacturing process may have some undesirable side effects. For example, in MOS technology, the charging of active elements during the manufacturing process may alter the device's characteristics or even damage them.

Reference is now made to FIG. 1, which illustrates a typical cross-section of an MOS or complementary MOS (CMOS) transistor wafer. It is typically formed of a gate oxide 10 over which is a polysilicon element 12. On either side of the gate oxide 10 are field oxide 14 which are much thicker than the gate oxide 10. Typically, the polysilicon element 12 also spreads over the field oxides 14. A more advanced process may have trench isolation instead of field oxides, but the effects discussed hereinbelow are the same in such a case.

During manufacture, the field oxides 14 are first produced on a substrate 8, after which the gate oxides 10 are grown. A layer of polysilicon is laid over the oxides 10 and 14, and then etched to the desired shapes, such as by employing a shaped photoresist layer 15. The etching process typically involves placing a plasma 16, as is now explained.

The etching process may be carried out by many methods, however, plasma based processes such as plasma enhanced chemical vapor deposition (CVD) and reactive ion etching (RIE) are very common. Typically, energy for etching is generated by coupling radio frequency (RF) electromagnetic energy to a plasma 16. The RF energy may be supplied by an RF generator coupled to a power supply. In FIG. 1, the etching process involves placing plasma 16 between the transistor and a electrified plate 18 connected to a high voltage source, and electrically connecting a second electrified plate 20 to the substrate 8.

Plasma may generate ultraviolet (UV) photons. UV photons may also be generated during deposition of metal layers, such as in sputtering techniques. High energy electrons associated with the UV photons may charge the transistor. More specifically, since polysilicon is a conductive material, the polysilicon element 12 may become charged by the high energy photons. This is known as the "charging effect". The charging effect is not generally a problem in conventional floating gate transistors because the excess charge may be erased. However, it may degrade the gate oxide as is now explained.

The more charge the polysilicon element 12 attracts, the greater the voltage drop between the polysilicon element 12 and the substrate 8. If the voltage drop is high enough, it induces Fowler-Nordheim (F-N) tunneling of charge from the substrate 8 to the polysilicon element 12, via the gate oxide 10, as indicated by arrows 24. Since the field oxides 14 are quite thick, no F-N tunneling generally occurs through them. Unfortunately, F-N tunneling may cause breakdown of the gate oxide 10, especially if the gate oxide 10 is quite thin. It is appreciated that, once the gate oxide 10 has broken down, the transistor will not function.

Solutions are known for handling the gate oxide degradation problem of CMOS and floating gate transistors. The extent of the F-N tunneling is a function of the size of the polysilicon element 12, the area of the gate oxide 10 and its thickness. As long as the area of polysilicon over the field oxides 14 is no larger than K times the area over the thin gate oxides 10 (where K, called the "antenna ratio", varies according to the specific manufacturing process), the F-N tunneling will not occur. Alternatively, the total charge passing through the oxide will be small enough not to cause breakdown of the oxide. Accordingly, the amount of F-N tunneling may be reduced by reducing the area of the field oxide relative to the area of the gate.

In NROM devices, similar to the CMOS and floating gate memory devices, the abovementioned charging effect may be reduced by various techniques, such as the reduction of the antenna ratio K and adding discharge devices along the poly lines. Such techniques are discussed in applicant/assignee's U.S. patent application Ser. No. 09/336,666, filed Jun. 18, 1999 and entitled "Method and Circuit for Minimizing the Charging Effect During Manufacture of Semiconductor Devices", now U.S. Pat. No. 6,337,502, issued Jan. 8, 2002.

However, in NROM devices, yet another problem may occur, wherein excess charge may accumulate along the edges of word lines. The excess charge is not uniform, and increases the threshold voltage V.sub.t of the cell. The increase in threshold voltage being non-uniform across the device width, may degrade the reliability and endurance of the cell. In NROM cells, programmed bits in the charge-trapping nitride layer are generally erased by hot hole injection. However, hot hole injection may only erase charge next to the source/drain junctions. The charge along the word line edge, far from the source/drain junctions, may not generally be erased. It would therefore be desirable to prevent UV photon-induced charge effect in the word-line edges of NROM devices.

SUMMARY OF THE INVENTION

The present invention seeks to provide methods and apparatus for protecting against plasma-induced damage to semiconductor circuits. The invention may be used in any non-volatile memory device, particularly a memory device with a non-conducting charge layer. The invention will be described with reference to an NROM device, although it is understood that the invention is not limited to NROM devices.

In accordance with a preferred embodiment of the present invention, a protective layer is formed in the NROM device over a polycide structure (e.g., a word line). The protective layer may comprise an ultraviolet absorber, e.g., a nitride layer. Nitride is a good absorber of UV energy, and accordingly may prevent UV photons from the plasma etching from inducing stress in the polysilicon layer or gate stress in an oxide-nitride-oxide (ONO) layer. One preferred nitride comprises a thick silicon-rich silicon nitride alloy. Additionally or alternatively, the protective layer may comprise a layer of highly resistive undoped polysilicon.

There is thus provided in accordance with a preferred embodiment of the present invention a method for protecting a non-volatile memory device, the method including forming a non-volatile memory device including a polycide structure formed over a non-conducting charge trapping layer, and forming a protective layer over at least a portion of the polycide structure, the protective layer being adapted to absorb electromagnetic wave energy having a wavelength shorter than visible light.

There is also provided in accordance with a preferred embodiment of the present invention a non-volatile memory device including a polycide structure formed over a non-conducting charge trapping layer, and a protective layer formed over at least a portion of the polycide structure, the protective layer being adapted to absorb electromagnetic wave energy having a wavelength shorter than visible light.

In accordance with a preferred embodiment of the present invention the protective layer includes an ultraviolet absorber.

Further in accordance with a preferred embodiment of the present invention the protective layer includes a nitride layer.

Still further in accordance with a preferred embodiment of the present invention the nitride layer includes a silicon-rich silicon nitride alloy.

In accordance with a preferred embodiment of the present invention the nitride layer includes Si.sub.3+x N.sub.4, wherein x>0.

Further in accordance with a preferred embodiment of the present invention the nitride layer includes a hydrogenated silicon-rich silicon nitride alloy.

Still further in accordance with a preferred embodiment of the present invention the nitride layer includes an amorphous silicon-rich silicon nitride alloy.

In accordance with a preferred embodiment of the present invention the protective layer includes a nitride layer with a thickness of 50-1000.ANG..

Further in accordance with a preferred embodiment of the present invention the protective layer includes a layer of resistive undoped polysilicon.

Still further in accordance with a preferred embodiment of the present invention the protective layer of undoped polysilicon includes a resistivity of at least 1 G.OMEGA..

In accordance with a preferred embodiment of the present invention the protective layer of undoped polysilicon includes a thickness of 30-600 .ANG..

Further in accordance with a preferred embodiment of the present invention at least one additional layer is formed over the protective layer.

Still further in accordance with a preferred embodiment of the present invention the at least one additional layer includes at least one of a layer of undoped glass, a layer of doped glass, and a metal layer.

In accordance with a preferred embodiment of the present invention the polycide structure includes a polysilicon layer and a metal silicide film.

Further in accordance with a preferred embodiment of the present invention the polysilicon layer includes a polycrystalline silicon (polysilicon). The polysilicon layer may or may not be doped with a dopant.

Still further in accordance with a preferred embodiment of the present invention the metal silicide film includes at least one of a tungsten silicide film and a titanium silicide film.

In accordance with a preferred embodiment of the present invention the non-volatile memory device includes a nitride, read only memory (NROM) device, and the non-conducting charge trapping layer includes a nitride charge trapping layer.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which:

FIG. 1 is a schematic illustration of a prior art metal oxide semiconductor (MOS) transistor in a semiconductor chip during an etching operation;

FIG. 2 is a simplified illustration of a charging effect in an NROM non-volatile memory device; and

FIGS. 3 and 4 are simplified cross-sectional illustrations of application of a protective layer over portions of the NROM device of FIG. 2, in accordance with a preferred embodiment of the present invention, wherein FIG. 3 is a cross-section along poly lines and FIG. 4 is a cross-section of word lines between bit lines.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

Reference is now made to FIG. 2, which illustrates a charging effect in an NROM non-volatile memory device 43, which includes one or more word lines (WL) 40 and bit lines (BL) 42. Bit lines 42 may be separated from each other by a distance L.sub.D. During etching and/or sputtering processes, portions of device 43, such as but not limited to, edges 50 of word line 40, may accumulate charge (indicated by dots along edges 50 in FIG. 2) due to the deleterious charge effect mentioned hereinabove.

Reference is now made to FIGS. 3 and 4, which illustrate cross-sections of the NROM non-volatile memory device 43. WL 40 may comprise a polycide structure, comprising for example, a lower polysilicon layer 44 and an upper layer formed of a metal silicide film 48. Polysilicon layer 44 may comprise without limitation a polycrystalline silicon (polysilicon), which may or may not be doped with a dopant such as phosphorus, for example. Metal silicide film 48 may comprise without limitation a tungsten silicide film or a titanium silicide film, for example.

The polycide structure of polysilicon layer 44 and metal silicide film 48 may be formed over an ONO layer 46. ONO layer 46 is also referred to as a nitride charge trapping layer. As seen in FIG. 3, bit line 42 may include a BL oxide layer 54 and a BL junction 56.

Additional layers may be formed over polysilicon layer 44 and metal silicide film 48. Such layers may include, without limitation, a layer of undoped glass 60 (silicon dioxide), a layer of doped glass 62, and a metal layer 64. The doped glass layer 62 may comprise borophosphosilicate glass (BPSG), and phosphosilicate glass (PSG), for example. The additional layers may be grown, or deposited by physical deposition (e.g., sputtering) or formed by any other suitable technique, and are generally etched to their final dimensions and form by plasma etching. As mentioned hereinabove, high energy electrons from UV light photons generated by the sputtering and etching may cause charge to be accumulated in the edges 50.

In accordance with a preferred embodiment of the present invention, in order to prevent the charge effect, a protective layer 52 is applied over at least a portion of the polycide structure of polysilicon layer 44 and metal silicide film 48. The protective layer 52 may be applied prior to the formation of the additional layers 60 and 62. Alternatively, the protective layer 52 may be applied over additional layers 60 and 62, and prior to the formation of the metal layer 64, as seen in FIG. 3. The protective layer 52 has the property of absorbing electromagnetic wave energy, such as but not limited to UV light, and serves as a protective mask that may prevent high energy photons from reaching the polycide structure of polysilicon layer 44 and metal silicide film 48 while sputtering and etching the additional layers 60 and 62, or metal layer 64. In general, protective layer 52 may absorb electromagnetic wave energy having a wavelength shorter than visible light.

In accordance with a preferred embodiment of the present invention, the protective layer 52 comprises an ultraviolet absorber, e.g., a nitride layer. Nitride is a good absorber of UV energy, and accordingly may prevent WV photons from the sputtering or plasma etching from inducing stress in the polycide structure of polysilicon layer 44 and/or metal silicide film 48, or gate stress in the ONO layer 46. One preferred nitride comprises a silicon-rich silicon nitride alloy, such as Si.sub.3+x N.sub.4, wherein x>0. The silicon-rich silicon nitride alloy may be hydrogenated and/or amorphous. The nitride layer is preferably relatively very thick, such as without limitation, in the range of 50-1000 .ANG.. The nitride layer may be formed using any suitable technique, such as but not limited to, a low pressure chemical vapor deposition technique (LPCVD).

Additionally or alternatively, the protective layer 52 may comprise a layer of highly resistive undoped polysilicon. The layer of undoped polysilicon may be deposited using any suitable technique, such as but not limited to, CVD methods. The undoped polysilicon layer is preferably relatively very thin, such as without limitation, in the range of 30-600 .ANG.. The undoped polysilicon layer preferably has a high resistance, such as without limitation, at least 1 G.OMEGA..

As seen in FIG. 4, if needed, there may be a spacer 49 between protective layer 52 and portions of polysilicon layer 44.

If the protective layer 52 has been formed over metal silicide film 48, the additional layers 60 and 62 may be formed over protective layer 52, such as but not limited to, by sputtering and etching. If the protective layer 52 has been formed over the additional layers 60 and 62, the metal layer 64 may be deposited or etched over protective layer 52, for example. The protective layer 52 may have a high electrical resistivity so as to prevent leakage from one contact to another contact (or from one via to another via) formed in the device 43. The protective layer 52 may thus prevent electrical stress and gate stress problems, as well as prevent leakage between contacts in device 43.

It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described herein above. Rather the scope of the invention is defined by the claims that follow:

*