Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
 

Vitamin supplements by Nguang Nguek Fluek
Category:
Health / Fitness  

Universal Life Insurance guide 101
Category:
Finance / Investment  

FINE or VICE Cash Loans
Category:
Finance / Investment  

Why Blogs are so popular
Category:
Marketing  

Office Supplies and Client Relation
Category:
Business  

Buying a Hidden Spy Camera
Category:
Business  

Understanding Flower Bulbs
Category:
Home And Family  

Parenting 101 Get Into a Parenting Class
Category:
Home And Family  

Lanzarote Tourist
Category:
Travel  

A Visitors Guide to Paris France
Category:
Travel  

Personal Accounts Choosing Your Bank
Category:
Business  

Acne A Clean Face First Step In A 12 Step Program
Category:
Health / Fitness  

VOIP security guide
Category:
Computers  

Three Reasons For Becoming A Foster Parent
Category:
Home And Family  

Affiliate Programs MLM Income Opportunity Residual
Category:
Business  

Hepatitis C Symptoms What are the Signs and Symptoms of Hepatiti...
Category:
Health / Fitness  

Sales Success Who Do You Really Work For
Category:
Business  

Stress Testing Tools How to Test for Stress Level DHEA
Category:
Health / Fitness  

Stay At Home CEO How a Single Dad Found Financial Success Workin...
Category:
Business  

Build Your Confidence and Find Your Soulmate
Category:
Entertainment / Television  

Importance of Good Web Design
Category:
Business  

WANT MORE CHANCES OF WINNING THE LOTTERY JACKPOT
Category:
Business  

Eight Strategies to Become a Winner
Category:
Self Help  

Business Property Investment can provide Guaranteed Returns For ...
Category:
Business  

IVR Surveys The secret to Increasing response Rates
Category:
Business  

New Bankruptcy Training Course Provides 7 CLE Credits for Parale...
Category:
Business  

Something new to try What about a head or face massage
Category:
Health / Fitness  

10 Tips for Rapid Fat Loss
Category:
Health / Fitness  

A Guide to Tropical Wall Murals
Category:
Home And Family  

Debt Relief Solutions Get the Way for Financial Relief
Category:
Finance / Investment  

Evolution of Myspace from a social networking website to a marke...
Category:
Marketing  

Top Networking Marketing Opportunities Is There Such A Thing
Category:
Business  

What are you prepared to risk to optimise your chances of intern...
Category:
Marketing  

Using a Free Baby Shower Word Scramble Game
Category:
Home And Family  

To Everyone that Wants to Taste the Love
Category:
Entertainment / Television  

Business Loans
Category:
Business  

PSP Downloads Site Receives 5 Star Rating
Category:
Home And Family  

Did Colorado Kill Doc Holliday
Category:
Travel  

What is franchising
Category:
Business  

Dead Ducks Don t Quack
Category:
Business  

Capital and Repayment Mortgages
Category:
Finance / Investment  

Three Online Stock Trading Systems
Category:
Finance / Investment  

Compare Gyms and Save
Category:
Health / Fitness  

What are the Health Benefits of an Infrared Sauna
Category:
Health / Fitness  

Timeframe of long term SEO results
Category:
Marketing  

Why You Might Consider Enhancement After LASIK Laser Eye Surgery...
Category:
Health / Fitness  

One Way Links and Reciprocal Link Exchange and Traffic
Category:
Marketing  

Avoid Cold Calling Download Ebook Free Online
Category:
Business  

handbags
Category:
Computers  

Cottage Getaway to Plan Book early to secure your Cottage Rental...
Category:
Travel  

Understanding Teen Acne
Category:
Home And Family  

12 Cost effective Ways to Keep Your Child Safe around the Home
Category:
Home And Family  

What Are Supplemental Credit Cardholders
Category:
Business  

Equity Indexed Annuity is a Fixed Annuity Now Known as an Index ...
Category:
Finance / Investment  

Using A Data Recovery Service A Quick Overview
Category:
Computers  

Hemorrhoids Exercises to Easy Your Hemorrhoids
Category:
Health / Fitness  

What Comprises a Good Graphic Design
Category:
Computers  

Email Marketing For Success
Category:
Business  

Rx Assistance For NY Citizens By ACIRX
Category:
Business  

Secured Loan
Category:
Finance / Investment  

Are there really free online surveys that pay
Category:
Business  

Bread Makers Why your Kitchen is Begging for One
Category:
Home And Family  

SEO 101 For Beginners Revised
Category:
Marketing  

How to building and managing an opt in list for a website
Category:
Marketing  

What Is A Second Mortgage
Category:
Business  

3 Simple Methods To Building A Profitable Opt In List
Category:
Marketing  

How To Find The Best PDA Phones On The Market Even If You re A N...
Category:
Computers  

Making Your Resource Box Work
Category:
Marketing  

Unraveling some of the myths about email promotion
Category:
Marketing  

About Home Equity Loans
Category:
Business  

Building Customers Trust For Success
Category:
Business  

Selecting the Right Toys for your Child
Category:
Home And Family  

Helga
Category:
Business  

Viagra side effects and erectile dysfunction male impotence herb...
Category:
Health / Fitness  

History of Orient Watch
Category:
Business

Semiconductor chip package having an adhesive tape attached on bonding wires Number:7,410,832 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Semiconductor chip package having an adhesive tape attached on bonding wires

Abstract: The invention provides a semiconductor chip package, and a means of forming such a semiconductor chip package, in which one or more semiconductor chips are electrically connected to a mounting substrate by wire bonding in which an adhesive tape is provided on the active surface of the semiconductor chips for encapsulating at least an upper portion of the bonding wires adjacent the active surfaces to improve the stability of the bonding wires during subsequent processing.

Patent Number: 7,410,832 Issued on 08/12/2008 to Lee,   et al.


Inventors: Lee; Sang-Yeop (Cheonan, KR), Kim; Min-Il (Cheonan, KR)
Assignee: Samsung Electronics Co., Ltd. (Gyeonggi-do, KR)
Appl. No.: 11/727,298
Filed: March 26, 2007


Related U.S. Patent Documents

Application NumberFiling DatePatent NumberIssue Date
11324293Jan., 20067227086
10458281Jun., 20037005577

Foreign Application Priority Data

Sep 13, 2002 [KR] 2002-55690

Current U.S. Class: 438/118 ; 257/E21.499
Current International Class: H01L 21/48 (20060101); H01L 21/50 (20060101)
Field of Search: 257/E21.499,E21.502


References Cited [Referenced By]

U.S. Patent Documents
5323060 June 1994 Fogal et al.
6316727 November 2001 Liu
6333562 December 2001 Lin
6388313 May 2002 Lee et al.
6414384 July 2002 Lo et al.
6499213 December 2002 Tandy
6545365 April 2003 Kondo et al.
6569709 May 2003 Derderian
6650019 November 2003 Glenn et al.
2002/0109216 August 2002 Matsuzaki et al.
Foreign Patent Documents
2000-058742 Feb., 2000 JP
2000-0003001 Jan., 2000 KR
Primary Examiner: Geyer; Scott B.
Attorney, Agent or Firm: Harness, Dickey & Pierce, P.L.C.

Parent Case Text



CROSS-REFERENCE TO RELATED APPLICATIONS

This nonprovisional U.S. patent application is a divisional application of and claims priority under 35 U.S.C. .sctn. 120 to application Ser. No. 11/324,293, filed on Jan. 4, 2006, now U.S. Pat. No. 7,227,086 which is a divisional application of and claims priority under 35 U.S.C. .sctn. 120 to application Ser. No. 10/458,281 filed on Jun. 11, 2003, now U.S. Pat. No. 7,005,577 which claims priority under 35 U.S.C. .sctn. 119 to Korean Patent Application 2002-55690 filed on Sep. 13, 2002. The entire contents of all of the above are incorporated herein by reference.
Claims



What is claimed is:

1. A method of assembling a semiconductor chip package comprising: attaching a first semiconductor chip having a first surface and an active surface opposite the first surface on a mounting means; attaching a first plurality of bonding wires between chip pads arrayed within a perimeter of the active surface of the first semiconductor chip and mount pads arrayed on the mounting means, the first plurality of bonding wires establishing electrical connections between the first semiconductor chip and the mounting means; attaching a first adhesive tape to the active surface of the first semiconductor chip and to upper portions of the first plurality of bonding wires; and heating the first adhesive tape to a temperature sufficient to cause portions of the first adhesive tape to encapsulate the upper portions of the bonding wires within the first adhesive tape.

2. A method of assembling a semiconductor chip package according to claim 1, wherein heating the first adhesive tape is accomplished using at least one heating technique selected from thermo-compression, radiation, conduction and convection.

3. A method of assembling a semiconductor chip package according to claim 1, further comprising: encapsulating the first semiconductor chip, the first plurality of bonding wires and the first adhesive tape in a polymeric composition; and curing the polymeric composition.

4. A method of assembling a semiconductor chip package according to claim 1, further comprising: attaching a second semiconductor chip having a first surface and an active surface opposite the first surface to the first semiconductor chip, the attachment being substantially maintained by the first adhesive tape; attaching a second plurality of bonding wires between chip pads arrayed within a perimeter of the active surface of the second semiconductor chip and mount pads arrayed on the mounting means, the second plurality of bonding wires establishing electrical connections between the second semiconductor chip and the mounting means; attaching a second adhesive tape to the active surface of the second semiconductor chip and to upper portions of the second plurality of bonding wires; and heating the second adhesive tape to a temperature sufficient to encapsulate the upper portions of the second plurality of bonding wires within the second adhesive tape.

5. A method of assembling a semiconductor chip package according to claim 4, wherein: heating the first adhesive tape to encapsulate the first plurality of bonding wires and heating the second adhesive tape to encapsulate the second plurality of bonding wires are performed substantially simultaneously.

6. A method of assembling a semiconductor chip package according to claim 4, wherein heating the first adhesive tape is conducted at a first temperature and heating the second adhesive tape is conducted at a second temperature; wherein the second temperature is insufficient to cause the first adhesive tape to encapsulate the first plurality of bonding wires.

7. A method of assembling a semiconductor chip package according to claim 4 producing a semiconductor chip package further comprising, heating the second adhesive tape to a temperature sufficient to encapsulate the upper portions of the second plurality of bonding wires within the second adhesive tape.

8. A method of assembling a semiconductor chip package according to claim 1 producing a semiconductor chip package comprising: a first semiconductor chip having a first surface and an active surface opposite the first surface; chip pads arrayed within a perimeter of the active surface; a mounting means having a mounting region to which the first surface of the semiconductor chip is affixed and a plurality of mount pads arrayed on the mounting means; first plurality of bonding wires providing electrical connection between chip pads and mount pads, upper portions of the first plurality of bonding wires extending from the chip pads and above and across a peripheral region of the active surface; and a first adhesive tape attached to the active surface of the first semiconductor chip and substantially encapsulating the upper portions of the first plurality of bonding wires.

9. A method of assembling a semiconductor chip package according to claim 1 producing a semiconductor chip package further comprising, heating the first adhesive tape to a temperature sufficient to cause portions of the first adhesive tape to encapsulate the upper portions of the bonding wires within the first adhesive tape.
Description



BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device and, more particularly, to a semiconductor chip package in which a semiconductor chip is electrically connected to a substrate by wire bonding. Generally, in forming such a package, a semiconductor chip is attached to a mounting means such as a substrate or lead frame using a liquid adhesive.

FIG. 1 is a cross-sectional view showing an example of a conventional semiconductor chip package assembled with a liquid adhesive. FIG. 2 is a cross-sectional view showing another example of a conventional semiconductor chip package assembled with a liquid adhesive.

As illustrated in FIG. 1, a semiconductor chip package 310 includes a single semiconductor chip 311. The semiconductor chip 311 is attached to a printed circuit board 321 by a layer of liquid adhesive 325. Chip pads 312 are connected to substrate pads 322 by bonding wires 327.

As illustrated in FIG. 2, a semiconductor chip package 410 includes two semiconductor chips in a vertical stack. A first semiconductor chip 411 is attached to a printed circuit board 421 using a layer of liquid adhesive 425. A second semiconductor chip 413 is then attached to the first semiconductor chip 411 by a layer of liquid adhesive 426. Chip pads 412 and 414 and the semiconductor chips are electrically connected to substrate pads 422 by bonding wires 427.

The semiconductor chip packages 310 and 410 are commonly protected from external environments by sealing portions 335 and 435, respectively. The sealing portions 335 and 435 are typically made of an epoxy molding compound (EMC). The sealing portions 335 and 435 seal the semiconductor chips 311, 411 and 413, the bonding wires 327 and 427, and the connection portions of the semiconductor chips and bonding wires. Solder balls 337 and 437 are attached on the bottom surface of the printed circuit boards 321 and 421 and function as external connection terminals.

In the conventional semiconductor chip packages illustrated in FIGS. 1 and 2, the semiconductor chips are attached using a liquid adhesive. The use of liquid adhesive in assembling chip packages may introduce processing complications including the need to maintain a uniform quantity of adhesive to reduce voids under the chip and to reduce adhesive overflows onto the semiconductor chip and substrate. The presence of such defects may degrade the reliability of the final semiconductor product. Further, when a semiconductor chip package is produced by vertically stacking a plurality of semiconductor chips, the liquid adhesive may contaminate the semiconductor chip pads and possibly complicate or degrade the performance of subsequent processes or the reliability of the resulting semiconductor device.

In an effort to address some of the problems associated with liquid adhesives, film-type non-conductive adhesive tape has been used to replace liquid adhesive for mounting semiconductor chips. FIG. 3 is a cross-sectional view of an example of a conventional semiconductor chip package using an adhesive tape for mounting the semiconductor chip.

As illustrated in FIG. 3, a semiconductor chip package 510 includes two semiconductor chips 511 and 513 provided in a vertical stack. A first semiconductor chip 511 is attached to a printed circuit board 521 by a liquid adhesive layer 525. A second semiconductor chip 513 is attached to the first semiconductor chip 511 by a non-conductive adhesive tape 526. The adhesive tape 526 is sized to be located generally within chip pads 512 of the first semiconductor chip 511, and with a thickness that provides a space for the wire loop portion of bonding wires 527b connecting the chip pads 512 to substrate pads 522.

In attaching a semiconductor chip using an adhesive tape, however, misalignment may result in the adhesive tape covering a portion of the chip pads or extending beyond the chip edge so that the wires may not be bonded normally to the chip pads. Furthermore, the empty space remaining between the upper chip and the lower chip at their periphery may compromise the process of attaching bonding wires to the upper chip resulting in poor bonds and/or damaged chips and may result in voids in the EMC.

SUMMARY OF THE INVENTION

Exemplary embodiments of the invention provide semiconductor chip packages having an adhesive tape attached to the bonding wires near the chip pads. A semiconductor chip package manufactured according to an exemplary embodiment of the invention may include a semiconductor chip having an active surface with chip pads formed near the edges of the active surface. The semiconductor chip is typically mounted on a mounting means in such a manner that the active surface of the semiconductor chip faces upwardly with a plurality of bonding wires electrically connecting the semiconductor chip to the mounting means. A non-conductive adhesive tape is attached to the active surface of the semiconductor chip and onto at least a portion of the bonding wires located near the upper portion of the semiconductor chip. A package body may then be used to seal the semiconductor chip, the mounting means, the bonding wires, and the non-conductive adhesive tape.

In another exemplary embodiment, the semiconductor chip package comprises a plurality of semiconductor chips, each of which has an active surface with chip pads formed on the active surface. A first semiconductor chip is mounted on a mounting means, with bonding wires electrically connecting the first semiconductor chip to the mounting means. The first semiconductor chip may be attached to the mounting means by a layer of liquid adhesive. A second semiconductor chip is then attached to the first semiconductor chip using a non-conductive adhesive tape. A second non-conductive adhesive tape is then applied to the active surface of the second semiconductor chip. The resulting chip stack structure has adhesive tape attached to the active surface of each of the semiconductor chips and to an upper portion of the bonding wires located near the active surface of each semiconductor chip.

Preferably, the adhesive tape is larger than the active surface of the semiconductor chip and has a thickness of 5 .mu.m to 200 .mu.m. It is also preferable that the adhesive tape comprises a synthetic resin comprising at least one resin selected from polyimide, epoxy, and acryl resins. In addition, the adhesive tape is preferably attached to the entire active surface in a manner that encloses at least the portion of the bonding wires extending over the upper portion of the semiconductor chip.

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the present invention will become readily apparent by the following detailed description, with reference to the accompanying drawings, in which identified reference numerals designate similar or identical structural elements, and, in where:

FIG. 1 is a cross-sectional view showing one example of a conventional semiconductor chip package using a liquid adhesive;

FIG. 2 is a cross-sectional view showing another example of a conventional semiconductor chip package using a liquid adhesive;

FIG. 3 is a cross-sectional view showing an example of a conventional semiconductor chip package using an adhesive tape;

FIG. 4 is a cross-sectional view of a semiconductor chip package in accordance with a first exemplary embodiment of the invention;

FIG. 5 is a plane view of a semiconductor chip package in accordance with a first exemplary embodiment of the invention;

FIGS. 6 and 7 are cross-sectional views along line I'-I'' of FIG. 4 illustrating alternative attachments of an adhesive tape to a semiconductor chip package according to the embodiment illustrated in FIG. 4;

FIG. 8 is a cross-sectional view of a semiconductor chip package in accordance with a second exemplary embodiment of the invention;

FIG. 9 is a cross-sectional view of a semiconductor chip package in accordance with a third exemplary embodiment of the invention; and

FIGS. 10 and 11 illustrate adhesive tapes according to an exemplary embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The invention will now be described more fully with reference to exemplary embodiments and the accompanying drawings. This invention may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

FIRST EXEMPLARY EMBODIMENT

FIG. 4 is a cross-sectional view of a semiconductor chip package in accordance with a first exemplary embodiment of the present invention. FIG. 5 is a plane view of a semiconductor chip package in accordance with a first exemplary embodiment of the present invention and FIGS. 6 and 7 are cross-sectional views illustrating the attachment of an adhesive tape to the semiconductor chip package of FIG. 4.

Referring to FIGS. 4 and 5, a semiconductor chip package 10 includes a semiconductor chip 11 mounted on a printed circuit board 21 using a layer of liquid adhesive 25. Chip pads 12 and substrate pads 22 are electrically connected by bonding wires 27. An adhesive tape 31 comprising a non-conductive synthetic resin is attached to the active surface of the semiconductor chip 11. The semiconductor chip 11, bonding wires 27 and their connection portions are then further protected from the external environment by a sealing portion 35 typically formed from an EMC. Solder balls 37 are provided on the bottom surface of the printed circuit board 21 as external connection terminals.

The non-conductive adhesive tape 31 is preferably sized larger than the active surface of semiconductor chip 11 so as to cover both the upper portion of bonding wires 27 extending over the upper surface of the chip and a predetermined length of bonding wires 27 extending outwardly from the sides of the chip. The adhesive tape 31 preferably has a thickness of about 5 .mu.m to 200 .mu.m. If the thickness of the adhesive tape 31 is less than about 5 .mu.m, handling difficulties may increase while thicknesses in excess of 200 .mu.m can render the thickness of the whole package excessive.

In this exemplary embodiment, predetermined portions of the bonding wires 27 are generally fixed in place by the adhesive tape 31 and will, therefore, tend to maintain the spacing and orientation relative to adjacent bonding wires 27. Thus, the bonding wires 27 are less likely to experience sagging or sweeping during processing subsequent to the tape bonding process.

The adhesive tape 31 is preferably formed of a material sufficiently soft and thick as to have no damaging effect as it is applied to the bonding wires 27. As shown in FIGS. 6 and 7, the adhesive tape 31a, 31b may initially be attached to the active surface of the semiconductor chip 11 and extend along the upper surfaces of the bonding wires 27. However, depending on the particular adhesive tape composition, tape thickness, the temperature(s) and the heating cycle utilized, the adhesive tape can remain generally attached on the upper surfaces of the bonding wires 27, as illustrated by adhesive tape 31a in FIG. 6, or may exhibit sufficient flow that the adhesive tape can surround the bonding wires 27, as illustrated by adhesive tape 31b in FIG. 7.

The adhesive tape, in the form of sheet, is preferably made of a thermosetting or thermoplastic synthetic resin such as a polyimide, epoxy or acryl resin, or a composite material, for example, as shown in FIGS. 10 and 11, having at least one synthetic resin as a primary component, which has adhesive properties when heated but which will remain solid at the operating temperatures anticipated for the resulting semiconductor device. As shown in FIGS. 10 and 11 the composite material may include polymide resin 132a and epoxy resin 132b as shown in FIG. 10 or a polymide resin 131a and a thremoplastic resin as shown in FIG. 11. Such materials may allow the adhesive tape to be easily attached when heated using one or more convective, conductive or radiating heating means. Adhesive tapes such as Model 1595 from 3M and Polyimide series tapes from Hitachi Chemical Co., Ltd. may be used for this purpose. In general, adhesive tapes that may be utilized in the invention will begin to flow at temperatures between about 100.degree. C. and about 300.degree. C. depending on the particular composition and structure selected. The heating may also be achieved with a thermal-compressing device used for applying the adhesive tape or a heater block in which, or adjacent to which, a tape-attaching apparatus is arranged. During thermal-compressing processes, care should be taken to avoid pressing the adhesive tape too strongly against the inner portion of chip pads or above the bonding wires to reduce the risk of damage to the bonding wires.

The wire bonding may be preferably preformed using stitch bonding of the wire to the chip pads and ball bonding of the wire to the substrate pads. Wire bonding may, however, also utilize ball bonding on the chip pads and stitch bonding on the substrate pads. Although the adhesive tape is preferably larger than the semiconductor chip, the adhesive tape may be almost identical to the size of the semiconductor chip. When the adhesive tape is sized to match the semiconductor chip, the adhesive tape will typically extend over only those portions of the bonding wires that extend over the active surface.

SECOND EXEMPLARY EMBODIMENT

FIG. 8 is a cross-sectional view of a semiconductor chip package in accordance with a second exemplary embodiment of the invention. As illustrated in FIG. 8, a semiconductor chip package 110 includes two semiconductor chips 111 and 113 of substantially the same size. The semiconductor chips 111 and 113 form a vertical stack on printed circuit board 121 with each of the semiconductor chips 111 and 113 being electrically connected to the printed circuit board 121 by bonding wires 127b or 127a bonded between chip pads 112 and 114 and substrate pads 122. Solder balls 137 are attached to a surface of the printed circuit board 121 opposite the semiconductor chips and are used as external connection terminals.

A first semiconductor chip 111 is attached to the printed circuit board 121 using a layer of liquid adhesive 125. A second semiconductor chip 113, however, is attached to the first semiconductor chip 111 using an adhesive tape 131. Another adhesive tape 132 is then attached to the active surface of the second semiconductor chip 113. Each of the adhesive tapes 131 and 132 preferably has a thickness of about 5 .mu.m to 200 .mu.m and is formed of a non-conductive synthetic resin material. Both of the adhesive tapes 131 and 132 are preferably larger than the respective surfaces of semiconductor chips 111 and 113 to which they are applied. The adhesive tapes 131 and 132 also preferably cover the portion of bonding wires 127b and 127a extending above the active surface and a predetermined length of the bonding wires extending outwardly from the sides of the semiconductor chips 111 and 113.

The two adhesive tapes 131 and 132 may have substantially different compositions or different structures that cause the two adhesive tapes to have different thermal characteristics. For example, using two different adhesive tapes that begin to flow at different temperatures may allow an increased degree of control in the chip mounting process. If the first adhesive tape 131 has a flow temperature that is higher than the flow temperature of the second adhesive tape 132, the attachment to or encapsulation of the lower bonding wires 127b by the first adhesive tape can be completed before attaching the second adhesive tape. The second adhesive tape 132 can then be applied to the upper surface of the second semiconductor chip 113 and heated to a temperature sufficient to cause the second adhesive tape to attach to or encapsulate the upper bonding wires 127a without causing additional flow within the first adhesive tape 131. Conversely, the two adhesive tapes may be selected to have substantially identical thermal behavior so that a single thermal treatment performed after both the first adhesive tape 131 and the second adhesive tape 132 are in place will cause the adhesive tapes to attach to or encompass the respective bonding wires 127b, 127a substantially simultaneously.

In this exemplary embodiment, no significant empty space or voids are present between the upper semiconductor chip 113 and the lower semiconductor chip 111. The adhesive tapes can support and resist the forces generated by a bonding tool during a wire-bonding process after attaching the upper semiconductor chip. Thus, the connection state of the bonding wires is generally more consistent and the likelihood of bonding failures can be reduced. Moreover, by using an adhesive tape on the upper semiconductor chip, even though the length of bonding wires is increased due to the stacking of chips, the tendency of the bonding wires to sag or sweep can be reduced. In addition, by using an adhesive tape that is larger than the active surface of the lower semiconductor chip, interference between bonding wires coupled to the upper chip and the lower chip, respectively, can be reduced.

THIRD EXEMPLARY EMBODIMENT

FIG. 9 is a cross-sectional view of a semiconductor chip package in accordance with a third exemplary embodiment of the invention. As illustrated in FIG. 9, a semiconductor chip package 210 includes two semiconductor chips 211 and 213 of different size. The semiconductor chips 211 and 213 form a vertical stack on printed circuit board 221, with the first semiconductor chip 211 being attached to the printed circuit board 221 with a layer of liquid adhesive 225. A smaller second semiconductor chip 213 is then attached to the first semiconductor chip 211 using an adhesive tape 231. The semiconductor chips 211 and 213 are electrically connected to the printed circuit board contacts 222 by bonding wires 227b and 227a and solder balls 137 are provided on a surface of the printed circuit board 221 opposite the semiconductor chips for use as external connection terminals.

According to the exemplary embodiments of the invention, a semiconductor chip package may be formed using stacked semiconductor chips of the same size or semiconductor chips having different sizes. When the stacked semiconductor chip package includes chips of different sizes, it is preferred that the upper semiconductor chip is smaller than the lower semiconductor chip.

Although the exemplary embodiments show a printed circuit board used as the mounting means, a film type tape circuit board or conventional lead frames may also be used as mounting means. Also, although the adhesive tape is preferably larger than the active surface of the semiconductor chip to which it is attached, the adhesive tape may be substantially the same size or slightly smaller than the active area of the semiconductor chip to which it is attached. Further, although in the described exemplary embodiments the initial attachment of the first or sole semiconductor chip to the substrate used a liquid adhesive, an adhesive tape could be used to provide the initial attachment. Although exemplary embodiments have been illustrated with semiconductor chip packages having two semiconductor chips, the invention is equally applicable to semiconductor chip packages including stacks of more than two semiconductor chips.

It should be understood that this invention is not to be limited to the exemplary embodiments and examples described above, and that numerous modifications and variations can be made by those skilled in the art without departing from the spirit and scope of this invention.

*


Free Web Sudoku Puzzles.
Solve with your browser.
        2 3     7
    4   7 8   2  
    7         9  
1 6         2    
                 
    8         1 9
  2         6    
  3   2 1   8    
7     5 3        
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!