Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Conductive material and method for filling via-hole
Patent Number: 6,886,248 Issued on 05/03/2005 to Watanabe,   et al.

Title: Silver halide color photosensitive material
Patent Number: 6,858,380 Issued on 02/22/2005 to Kato,   et al.

Title: Electric motor control device
Patent Number: 6,873,132 Issued on 03/29/2005 to Kaku,   et al.

Title: Recording medium
Patent Number: 6,887,559 Issued on 05/03/2005 to Darsillo,   et al.

Title: Virtualized logical server cloud providing non-deterministic allocation of logical attributes of logical servers to physical resources
Patent Number: 6,880,002 Issued on 04/12/2005 to Hirschfeld,   et al.

Title: Cascode amplifier circuit for generating and maintaining a fast, stable and accurate bit line voltage
Patent Number: 6,885,250 Issued on 04/26/2005 to Le,   et al.

Title: Electrical connector with metal coupling sleeve
Patent Number: 6,863,552 Issued on 03/08/2005 to Katwala,   et al.

Title: Satellite communication system with gateway switch networks
Patent Number: 6,898,428 Issued on 05/24/2005 to Thorburn,   et al.

Title: Combination jewelry setting and precious stone
Patent Number: 6,860,117 Issued on 03/01/2005 to Turpanjian,   et al.

Title: Molecular-wire-based restorative multiplexer, and method for constructing a multiplexer based on a configurable, molecular-junction-nanowire crossbar
Patent Number: 6,880,146 Issued on 04/12/2005 to Snider

Title: Electrolyte solution filling method and battery structure of lithium secondary battery
Patent Number: 6,858,342 Issued on 02/22/2005 to Nemoto,   et al.

Title: Conical reinforced re-sealable dispenser
Patent Number: 7,073,692 Issued on 07/11/2006 to Weyts

Title: Calibrating audiometry stimuli
Patent Number: 7,096,184 Issued on 08/22/2006 to Ahroon

Title: Trainable, extensible, automated data-to-knowledge translator
Patent Number: 7,096,210 Issued on 08/22/2006 to Kramer,   et al.

Title: Caller identifying method, program, and apparatus and recording medium
Patent Number: 7,035,388 Issued on 04/25/2006 to Kurosaki

Title: Process for producing .alpha.-phenylethyl alcohol
Patent Number: 6,803,490 Issued on 10/12/2004 to Oku,   et al.

Title: System for electronic barter, trading and redeeming points accumulated in frequent use reward programs
Patent Number: 7,096,190 Issued on 08/22/2006 to Postrel

Title: Method and apparatus for optimizing a data access customer service system
Patent Number: 7,096,219 Issued on 08/22/2006 to Karch

Title: ESD-protected head gimbal assembly for use in a disk drive
Patent Number: 6,801,402 Issued on 10/05/2004 to Subrahmanyam,   et al.

Title: Methods and system for processing changes to existing purchase orders in an object-oriented order processing system
Patent Number: 7,096,189 Issued on 08/22/2006 to Srinivasan

Title: Asynchronous debug interface
Patent Number: 7,089,467 Issued on 08/08/2006 to Burch

Title: Microcomputer, has selection circuit to select either testing-purpose interrupt request signal or interrupt request selection signal based on delayed selection signal, where selected signals a
Patent Number: 7,028,123 Issued on 04/11/2006 to Shimomura

Title: Facilitating commerce among consumers and service providers by matching ready-to-act consumers and pre-qualified service providers
Patent Number: 7,096,193 Issued on 08/22/2006 to Beaudoin,   et al.

Title: Scan testing mode control of gated clock signals for flip-flops
Patent Number: 7,089,471 Issued on 08/08/2006 to Guettaf

Title: Weighted mounting platform
Patent Number: 6,840,487 Issued on 01/11/2005 to Carnevali

Title: Topological vias route wherein the topological via does not have a coordinate within the region
Patent Number: 7,089,524 Issued on 08/08/2006 to Teig,   et al.

Title: Method of controlling wafer charging effects due to manufacturing processes
Patent Number: 6,800,562 Issued on 10/05/2004 to Cusson,   et al.

Title: Glycorandomization and the production of novel erythronolide and coumarin analogs
Patent Number: 6,884,604 Issued on 04/26/2005 to Thorson

Title: Mold temperature control unit
Patent Number: 7,080,684 Issued on 07/25/2006 to Shimoda

Title: Processor, compiler and compilation method
Patent Number: 7,076,638 Issued on 07/11/2006 to Heishi,   et al.

Title: 1,1,1,2,2,4,5,5,5-nonafluoro-4-(trifluoromethyl)-3-pentanone refrigerant compositions and uses thereof
Patent Number: 7,094,356 Issued on 08/22/2006 to Minor,   et al.

Title: Mixture for the production of a high-expansion stone die
Patent Number: 6,881,258 Issued on 04/19/2005 to Delee,   et al.

Title: Divided one-dimensional solid-state imaging device, method of controlling one-dimensional solid-state imaging device, and image reading apparatus and method using the same
Patent Number: 7,034,969 Issued on 04/25/2006 to Watanabe

Title: Method and system in an overload situation in a telephone exchange system
Patent Number: 6,823,052 Issued on 11/23/2004 to Lehto,   et al.

Title: Data storage system having an improved memory circuit board configured to run scripts
Patent Number: 7,076,636 Issued on 07/11/2006 to Chilton

Title: Heuristic method of classification
Patent Number: 7,096,206 Issued on 08/22/2006 to Hitt

Title: Two stage detector having viterbi detector matched to a channel and post processor matched to a channel code
Patent Number: 7,089,483 Issued on 08/08/2006 to McEwen,   et al.

Title: Optical device
Patent Number: 7,082,251 Issued on 07/25/2006 to Kurumada,   et al.

Title: Cleaning control method for recording head, cleaning controller performing the method, and recorder incorporating the cleaning controller
Patent Number: 6,823,877 Issued on 11/30/2004 to Kimura

Title: Method of applying a resin-rich skin on the surface of reinforced material gear or other wear surface
Patent Number: 6,803,008 Issued on 10/12/2004 to Buchanan, Jr.

Title: Methods and apparatuses for selectively limiting undesired radiation
Patent Number: 7,095,026 Issued on 08/22/2006 to Devitt,   et al.

Title: Circuit board with localized stiffener for enhanced circuit component reliability
Patent Number: 7,094,975 Issued on 08/22/2006 to Chengalva,   et al.

Title: Motorcycle helmet windshield control system and method
Patent Number: 7,086,096 Issued on 08/08/2006 to Montero

Title: Stacked network devices including a protocol engine and distributed trunk ports and method of operating same
Patent Number: 6,807,182 Issued on 10/19/2004 to Dolphin,   et al.

Title: Reduced-overhead protocol for discovering new neighbor nodes and detecting the loss of existing neighbor nodes in a network
Patent Number: 7,031,288 Issued on 04/18/2006 to Ogier

Title: Diagnostic for early stage Alzheimer's disease
Patent Number: 7,015,044 Issued on 03/21/2006 to Han,   et al.

Title: Cash payment system using vending machine
Patent Number: 7,096,191 Issued on 08/22/2006 to Nakajima

Title: Server, user terminal, information providing service system and information providing service method for providing information in conjunction with a geographical mapping application
Patent Number: 7,096,233 Issued on 08/22/2006 to Mori,   et al.

Title: Fluorine-containing polymer powder and method for production thereof and coated article
Patent Number: 7,094,838 Issued on 08/22/2006 to Nakatani,   et al.

Title: Method of controlling a circuit arrangement for the ac power supply of a plasma display panel
Patent Number: 7,064,732 Issued on 06/20/2006 to Van Der Broeck,   et al.

Title: Material supply system
Patent Number: 7,066,352 Issued on 06/27/2006 to Ono,   et al.

Title: Process for making a fluoroelastomer
Patent Number: 7,094,839 Issued on 08/22/2006 to Grootaert,   et al.

Title: Fixture box for electrical fans and connectors therefor
Patent Number: 7,066,326 Issued on 06/27/2006 to Li,   et al.

Title: Thermally conductive elastomeric pad
Patent Number: 7,094,822 Issued on 08/22/2006 to Sagal,   et al.

Title: Method of manufacturing a semiconductor device comprising a bipolar transistor and a variable capacitor
Patent Number: 6,800,532 Issued on 10/05/2004 to Ohnishi,   et al.

Title: Portable communicator
Patent Number: 7,064,749 Issued on 06/20/2006 to Enmei

Title: Controlled power source for underground line location
Patent Number: 7,091,872 Issued on 08/15/2006 to Bigelow,   et al.

Title: Il-5 inhibiting 6-azauracil derivatives
Patent Number: 6,803,364 Issued on 10/12/2004 to Freyne,   et al.

Title: Oxidation structure/method to fabricate a high-performance magnetic tunneling junction MRAM
Patent Number: 7,045,841 Issued on 05/16/2006 to Hong,   et al.

Title: Manufacturing semiconductor device including forming a buried gate covered by an insulative film and a channel layer
Patent Number: 6,800,513 Issued on 10/05/2004 to Horiuchi,   et al.

Title: Earphone antenna
Patent Number: 7,064,720 Issued on 06/20/2006 to Yoshino

Title: Resistive touch screen with variable resistivity layer
Patent Number: 7,064,748 Issued on 06/20/2006 to Cok

Title: Olefin polymerization catalyst system
Patent Number: 7,094,848 Issued on 08/22/2006 to Hinkle,   et al.

Title: Flat-panel display with luminance feedback
Patent Number: 7,064,733 Issued on 06/20/2006 to Cok,   et al.

Title: Display device
Patent Number: 7,064,751 Issued on 06/20/2006 to Triepels,   et al.

Title: Tumor antigen peptides originating in cyclophilin B
Patent Number: 7,041,297 Issued on 05/09/2006 to Itoh,   et al.

Title: Screening panel securing system
Patent Number: 7,066,334 Issued on 06/27/2006 to Eeles,   et al.

Title: Method of starting a one-touch system through a hot key
Patent Number: 7,064,746 Issued on 06/20/2006 to Wen,   et al.

Title: Method for fabricating semiconductor transistor device
Patent Number: 6,800,529 Issued on 10/05/2004 to Kim

Title: Process for the preparation of diaryl carbonates
Patent Number: 7,091,370 Issued on 08/15/2006 to Reisinger,   et al.

Title: Polymers for delivering nitric oxide in vivo
Patent Number: 7,087,709 Issued on 08/08/2006 to Stamler,   et al.

Title: Integrated vertical spiral inductor on semiconductor material
Patent Number: 6,800,533 Issued on 10/05/2004 to Yeo,   et al.

Title: Display device
Patent Number: 7,064,734 Issued on 06/20/2006 to Kawamura,   et al.

Title: Semiconductor device having a low-resistance gate electrode
Patent Number: 6,800,543 Issued on 10/05/2004 to Taguwa

Title: Clock generation system
Patent Number: 7,084,712 Issued on 08/01/2006 to Fujiwara

Semiconductor device and method for manufacturing the same Number:7,365,429 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Zimbabwe Likely to Delay Presidential Run-Off by VOA News
     Iraqi Official Says US Reconstruction Aid Still Needed by Michael Bowman
     Bush Daughter Marries at Private Texas Ceremony by VOA News

Title: Semiconductor device and method for manufacturing the same

Abstract: A semiconductor device, comprising: a semiconductor substrate in which an integrated circuit is formed, the semiconductor substrate having an electrode electrically connected to the integrated circuit; a resin layer formed on a face in which the electrode of the semiconductor substrate is formed, as to avoid the electrode; a wiring formed as to have a protruding portion projecting upwards on the resin layer, the wiring being electrically connected to the electrode; and a solder formed on the protruding portion of the wiring, wherein the upper face portion of the protruding portion is melt-eroded by the solder and the material of the protruding portion.

Patent Number: 7,365,429 Issued on 04/29/2008 to Kurosawa


Inventors: Kurosawa; Yasunori (Nagano, JP)
Assignee: Seiko Epson Corporation (JP)
Appl. No.: 11/197,338
Filed: August 4, 2005


Foreign Application Priority Data

Sep 03, 2004 [JP] 2004-257331

Current U.S. Class: 257/734 ; 257/737; 257/779; 257/E23.001; 438/106
Current International Class: H01L 23/48 (20060101)
Field of Search: 257/734,669,737,772,779,780,784,782,E23.015,E23.02,E23.023,E23.079 438/612,106,107,108


References Cited [Referenced By]

U.S. Patent Documents
6323542 November 2001 Hashimoto
6894394 May 2005 Hanaoka
6927489 August 2005 Yaguchi et al.
6969910 November 2005 Chinda
2004/0245621 December 2004 Hanaoka
2005/0012209 January 2005 Kurosawa
Foreign Patent Documents
2000-269371 Sep., 2000 JP
2001-077237 Mar., 2001 JP
2004-134480 Apr., 2004 JP
2004-140115 May., 2004 JP
2004-140116 May., 2004 JP
2004-153230 May., 2004 JP
2004-349630 Dec., 2004 JP

Other References

Examination result issued in corresponding Japanese application. cited by other.

Primary Examiner: Weiss; Howard
Assistant Examiner: Trinh; (Vikki) Hoa B
Attorney, Agent or Firm: Harness, Dickey & Pierce, P.L.C.

Claims



What is claimed is:

1. A semiconductor device, comprising: a semiconductor substrate in which an integrated circuit is formed, the semiconductor substrate having an electrode electrically connected to the integrated circuit a resin layer formed on a face in which the electrode of the semiconductor substrate is formed, as to avoid at least a part of the electrode; a wiring formed as to have a first portion and a second portion on the resin layer, the wiring being electrically connected to the electrode, a thickness of the second portion of the wiring being greater than a thickness of the first portion of the wiring; and a solder formed on the second portion of the wiring, wherein an upper face portion of the second portion is melt-eroded by the solder and the material of the second portion to form an intermetallic compound at a junction of the solder and the upper face portion of the second portion.

2. The semiconductor device according to claim 1, further comprising a solder-resist layer formed as to cover a part of the wiring, wherein the solder-resist layer is not put on the edge of the protruding portion.

3. A method for manufacturing semiconductor devices, comprising the steps of: forming a resin layer on a face in which an electrode is formed, the electrode being electrically connected to an integrated circuit of a semiconductor substrate having the integrated circuit, as to avoid at least a part of the electrode; forming a wiring having a first portion and a second portion, the wiring being electrically connected to the electrode, a thickness of the second portion of the wiring being greater than a thickness of the first portion of the wiring; forming a solder-resist layer as to cover at least a part of the wiring and as not to be put on the edge of the second portion; and thereafter forming a solder on the second portion as to be supported by the resin layer, wherein an upper face portion of the second portion is melt-eroded by the solder and the material of the second portion to form an intermetallic compound at a junction of the solder and the upper face portion of the second portion.

4. The semiconductor device according to claim 1, wherein the wiring is formed to have a third portion that is not melt-eroded by the solder and the material of the second portion, wherein a thickness of the third portion is greater than or equal to the thickness of the first portion of the wiring and wherein the third portion is disposed under the upper face portion of the second portion.
Description



RELATED APPLICATIONS

This application claims priority to Japanese Patent Application No. 2004-257331 filed Sep. 3, 2004 which is hereby expressly incorporated by reference herein in its entirety.

BACKGROUND OF THE INVENTION

1. Technical Field

The present invention relates to semiconductor devices and a method of manufacturing the same.

As the portable apparatus is being miniaturized, the reduction in size of semiconductor devices to be mounted in portable apparatus is requested. In order to respond to this request, semiconductor devices, such as a Chip Size Package (CSP) having almost the same outline dimension as that of the semiconductor chips, has been developed. Moreover, in recent years, a Wafer level Chip Size Package (WCSP) technique, in which processes through packaging are carried out in the state of a semiconductor wafer and subsequently a dicing process is carried out so that each semiconductor device is manufactured, is widely known. As for the package manufactured with this method, the structure differs from that of the conventional package because the outside dimension is the semiconductor chip size, however, the reliability equal to or beyond that of the conventional package is requested. Japanese Unexamined Patent Publication No. 2001-77237 is an example of the related art.

Generally, in arranging solder on metal wiring and melting the solder, the junction between the solder and the metal wiring is melt-eroded by the solder and the metal of the metal wiring.

SUMMARY

An advantage of the invention is to provide semiconductor devices whose reliability in the electrical coupling is improved and a method of manufacturing the same.

(1) According to a first aspect of the invention, a semiconductor device includes: a semiconductor substrate in which an integrated circuit is formed, the semiconductor substrate having an electrode electrically connected to the integrated circuit; a resin layer formed on a face in which the electrode of the semiconductor substrate is formed, as to avoid the electrode; a wiring formed as to have a protruding portion projecting upwards on the resin layer, the wiring being electrically connected to the electrode; and a solder formed on the protruding portion of the wiring, wherein the upper face portion of the protruding portion is melt-eroded by the solder and the material of the protruding portion. According to the invention, since the thickness of the protruding portion in a land of the wiring is made thicker than the thickness of other than the protruding portion in the land of the wiring, it is possible to reduce disconnection of the wiring significantly even if a stress concentrates on the melt-eroded portion, and thus semiconductor devices whose reliability in the electrical coupling is improved can be provided.

(2) It is preferable that the semiconductor device further includes a solder-resist layer formed as to cover a part of the wiring.

(3) It is preferable that in the semiconductor device the solder-resist layer be not put on the edge of the protruding portion.

(4) According to a second aspect of the invention, a method for manufacturing semiconductor devices includes the steps of forming a resin layer on a face in which an electrode is formed, the electrode being electrically connected to the integrated circuit of a semiconductor substrate having an integrated circuit, as to avoid the electrode; forming a wiring having a protruding portion projecting upwards on the resin layer, the wiring being electrically connected to the electrode; forming a solder-resist layer as to cover at least a part of the wiring and as not to be put on the edge of the protruding portion; and thereafter forming a solder on the protruding portion as to be supported by the resin layer. According to the invention, since the thickness of the protruding portion in a land of the wiring is made thicker than the thickness of other than the protruding portion in the land of the wiring, it is possible to reduce disconnection of the wiring significantly even if a stress concentrates on the melt-eroded portion, and thus semiconductor devices whose reliability in the electrical connection is improved can be provided.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described with reference to the accompanying drawings, wherein like numbers reference like elements, and wherein:

FIG. 1 is a sectional view of a semiconductor device concerning an embodiment of the invention,

FIG. 2 shows sectional views illustrating a method of manufacturing the semiconductor device concerning the embodiment of the invention, and

FIG. 3 shows sectional views illustrating the method of manufacturing the semiconductor device concerning the embodiment of the invention.

DESCRIPTION OF THE EMBODIMENT

Hereinafter, an embodiment of the invention will be described with reference to the accompanying drawings.

FIG. 1 is a sectional view of a semiconductor device concerning an embodiment of the invention. The semiconductor device concerning the embodiment has a semiconductor substrate 2. The semiconductor substrate 2 may be a semiconductor chip or may be a semiconductor wafer. One or plurality of integrated circuits 4 is formed in the semiconductor substrate 2. One integrated circuit 4 is formed in the semiconductor chip, and the plurality of integrated circuits 4 are formed in the semiconductor wafer. A plurality of electrodes (for example, pads) 6 electrically connected to the integrated circuit 4 are formed in the semiconductor substrate 2. The electrode 6 is formed of aluminum, for example.

The semiconductor device concerning the embodiment has a resin layer 8. The resin layer 8 is formed in the face, in which the electrode 6 of the semiconductor substrate 2 is formed, as to avoid the electrode 6. The resin layer 8 may have a stress release function. The resin layer 8 can be formed of resin, such as a polyimide resin, a silicone modified polyimide resin, an epoxy resin, a silicone modified epoxy resin, benzocyclobutene (BCB), or polybenzoxazole (PBO).

The semiconductor device concerning the embodiment has one or a plurality of wiring 10. The wiring 10 is electrically connected to one electrode 6 or one group of electrodes 6. The wiring 10 may cover the whole of the exposed surfaces of the electrode 6. The wring 10 is formed as to reach the upper face of the resin layer 8 from the electrode 6. The wiring 10 has a land 14 including a protruding portion 12 projecting from the surrounding face. The protruding portion 12 may project from the face opposite to the face facing to the semiconductor substrate 2 of the wiring 10. The protruding portion 12 may project upwards (in other words, in the direction opposite to the direction in which the semiconductor substrate 2 exists, on the basis of the wiring 10). The wiring 10 may be formed of material (for example, Cu) which will not corrode as compared with the material (for example, aluminum) forming the electrode 6. Thus, it is possible to prevent the corrosion of the electrode 6, thereby preventing the electric failures.

The semiconductor device concerning the embodiment has a solder-resist layer 16. The solder-resist layer 16 covers at least a part of the wiring 10. The solder-resist layer 16 may be formed as to be put on the edge of the land 14 of the wiring 10. The solder-resist layer 16 may be formed so as not to be put on the edge of the land 14 of the wiring 10. It is possible to prevent the oxidization and corrosion of the wiring 10 by covering, with the solder-resist layer 16, the portion in which the solders 20 of the wiring 10 is provided and all the portions except for the portion being in contact with the semiconductor substrate 2, the electrode 6, and the resin layer 8, thereby preventing the electric failures.

The semiconductor device concerning the embodiment has the plurality of solders 20. The solders 20 are electrically connected to the wiring 10. The solders 20 are formed on the protruding portion 12 of the land 14 of the wiring 10, and is supported by the resin layer 8. The solders 20 are a metal (for example, alloy) having electrical conductivity, and is the one (for example, solder) to be melted to make the electric coupling. The solders 20 may be formed of either soft solder or hard solder. The solders 20 may be spherical. The upper face portion 22 of the protruding portion 12 of the land 14 is melt-eroded (intermetallic compound is formed) by the solders 20 and the material of the protruding portion 12. At this time, the thickness of the portion of the land 14 in which the intermetallic compound is not formed may be equal to or thicker than the thickness of the wiring on the resin layer.

The semiconductor device concerning the embodiment is configured as described above, and hereinafter a method of manufacturing the same will be described.

FIG. 2 and FIG. 3 are sectional views illustrating the method of manufacturing a semiconductor device concerning the embodiment of the invention. In the embodiment, as shown in FIG. 2(A), the electrode 6 electrically connected to the integrated circuit 4 of the semiconductor substrate 2 is formed. First, the resin layer 8 is formed in the face in which the electrode 6 of the semiconductor substrate 2 is formed, as to avoid the electrode 6. The process of forming the resin layer 8 may also include the steps of: applying a resin precursor (for example, thermosetting resin precursor) to the semiconductor substrate 2, or extending the resin precursor on the semiconductor substrate 2 by spin-coating and forming the resin precursor layer. A continuous or integral resin precursor layer may be formed using the radiation-sensitive resin precursor having properties sensitive to the radiation (light beams (ultraviolet rays, visible rays), X-rays, electron beams), and this may be patterned into the resin layer 8. Lithography is applied in the patterning. Or the resin layer 8 may be formed by printing (for example, screen printing). The resin layer 8 may be formed as to become a plurality of layers, or may be formed as to be one layer.

Next, a wiring layer 24 is formed as to be electrically connected to the electrode 6. The wiring layer 24 is formed as to reach the resin layer 8. The wiring layer 24 is formed as to be routed above the electrode 6. The thickness of the wiring layer 24 may be formed thicker than 1 .mu.m. The wiring layer 24 is formed as to have a land 26 (a portion with the width wider than the line). The land 26 is used for providing solder thereon. After having deposited a Cu-sputtered film, for example, by sputtering, a plating resist film is formed. Then, an opening corresponding to the wiring is formed in the plating resist film using a photo lithography technique, and by carrying out electrolytic-copper plating through this opening a Cu plating wiring layer is formed. Then, the plating resist film is removed, and the Cu sputter film is etched using the Cu plating wiring layer as a mask, so that the Cu-sputtered wiring layer can be formed to form the wiring layer 24.

Next, as shown in FIG. 2(B), a resist 30, whose area is smaller than the area of the land 26, is transferred onto the land 26 of the wiring layer 24 on the resin layer 8 by using a transferring pin 28, so as not to be put on the edge of the land 26.

Next, as shown in FIG. 3(A), the wiring layer 24 is etched using the resist 30 as a mask, thereby forming the wiring 10 having a protruding portion on the resin layer 8. In this case, the protruding portion 12 projecting from the surrounding surface by 1-3 .mu.m may be formed by etching the wiring layer 24 by 1-3 .mu.m.

Next, as shown in FIG. 3(B), the resist 30 is removed to form a land 14 including the protruding portion 12 projecting from the surrounding face in the wiring 10.

Next, as shown in FIG. 3(C), the solder-resist layer 16 is formed on the resin layer 8. The solder-resist layer 16 is formed as to cover the edge of the land 14 of the wiring 10, and so as not to be put on the edge 18 of the protruding portion 12 of the land 14.

Next, as shown in FIG. 3(D), the solders 20 is formed on the protruding portion 12 of the land 14 of the wiring 10 as to be supported by the resin layer 8. In the upper face portion 22 of the protruding portion 12, the intermetallic compound is formed of the material of the solders 20. Generally, when melting solder after arranging solder on a metal wiring, the intermetallic compound is formed of the solder and the metal of the metal wiring in the junction of the solder and the metal wiring.

According to the embodiment, since the thickness of the protruding portion 12 of the land 14 of the wiring 10 is made thicker than the thickness of other than the protruding portion 12 of the land 14 of the wiring 10, it is possible to reduce disconnection of the wiring 10 remarkably even if a stress concentrates on the portion in which the intermetallic compound is formed, and thus semiconductor devices whose reliability in the electrical connection is improved and the method of manufacturing the same can be provided.

The invention is not restricted to the above-described embodiment, and various modifications can be made. For example, the invention includes substantially the same configurations (for example, configurations having the same function, method and results, or configurations having the same objective and results) as the configuration described in the embodiment. Moreover, the invention includes configurations that replace the non-essential portions in the configuration described in the embodiment. Moreover, the invention includes configurations attaining the same operational effect as that of the configuration described in the embodiment, or configurations which can attain the same objective. Moreover, the invention includes configurations which add the known arts to the configuration described in the embodiment. Furthermore, the invention includes the contents limitedly excluding any of the technical matters described in the embodiment. Or the invention includes the contents limitedly excluding the known arts from the above-described embodiment.

*


Free Web Sudoku Puzzles.
Solve with your browser.
          2   4  
2 8 6           3
3       9 1 2    
  9     2 5   3  
                 
  1   9 3     8  
    4 8 1       6
8           7 5 9
  6   7          
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!