Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Device and method for exhaust-gas treatment
Patent Number: 6,912,841 Issued on 07/05/2005 to Pfendtner,   et al.

Title: Method and apparatus for determining instantaneous inspired volume of a subject during ventilatory assistance
Patent Number: 7,137,389 Issued on 11/21/2006 to Berthon-Jones

Title: Probe assembly for a fluid condition monitor and method of making same
Patent Number: 6,771,074 Issued on 08/03/2004 to Zou,   et al.

Title: Method and device for preparing a medical fluid
Patent Number: 6,793,827 Issued on 09/21/2004 to Bosetto,   et al.

Title: Steering wheel angle sensor
Patent Number: 6,884,991 Issued on 04/26/2005 to Durocher

Title: Low layer paging indicator processing system and method for multi-layer communication equipment used in a wireless communication system
Patent Number: 6,934,550 Issued on 08/23/2005 to Kearney,   et al.

Title: Electrical connector with shielding shell
Patent Number: 7,121,887 Issued on 10/17/2006 to Zhang,   et al.

Title: Method of improving residue and thermal characteristics of semiconductor device
Patent Number: 7,112,529 Issued on 09/26/2006 to Park,   et al.

Title: Propylene polymers
Patent Number: 7,169,871 Issued on 01/30/2007 to Morini,   et al.

Title: Battery
Patent Number: 6,773,847 Issued on 08/10/2004 to Komatsu,   et al.

Title: Golf alignment system and method
Patent Number: 6,912,802 Issued on 07/05/2005 to Cooper

Title: Voice-controlled wireless communications system and method
Patent Number: 6,901,255 Issued on 05/31/2005 to Shostak

Title: Retaining ring structure for edge control during chemical-mechanical polishing
Patent Number: 7,121,927 Issued on 10/17/2006 to Phang,   et al.

Title: Method, system, and program for performing an input/output operation with respect to a logical storage device
Patent Number: 6,938,136 Issued on 08/30/2005 to Garimella,   et al.

Title: System for distributing clock signal with a rise rate such that signals appearing at first and second output terminals have substantially no signal skew
Patent Number: 6,772,362 Issued on 08/03/2004 to Forbes,   et al.

Title: Multi-surface anti-bacterial protective device
Patent Number: 6,821,325 Issued on 11/23/2004 to Williams,   et al.

Title: Reference cell with various load circuits compensating for source side loading effects in a non-volatile memory
Patent Number: 6,754,106 Issued on 06/22/2004 to Wu,   et al.

Title: Sense amplifier for memory device
Patent Number: 6,754,119 Issued on 06/22/2004 to Lee,   et al.

Title: Charged particle beam device for inspecting or structuring a specimen
Patent Number: 6,900,443 Issued on 05/31/2005 to Schlichting

Title: RF device and communication apparatus using the same
Patent Number: 6,985,712 Issued on 01/10/2006 to Yamakawa,   et al.

Title: Power generation controller and method for a vehicle
Patent Number: 6,741,067 Issued on 05/25/2004 to Taniguchi,   et al.

Title: Disc drive cover portion thermally coupled to a preamplifier
Patent Number: 6,754,041 Issued on 06/22/2004 to Hong,   et al.

Title: Portable device for cooling a laptop computer
Patent Number: 6,754,072 Issued on 06/22/2004 to Becker,   et al.

Title: Methods for regulating blood glucose and appetite suppression in type 2 diabetics
Patent Number: 6,905,702 Issued on 06/14/2005 to Kaufman

Title: Positioning-controlling apparatus and positioning-controlling method, and part-mounting equipment and part-mounting method
Patent Number: 6,741,055 Issued on 05/25/2004 to Kurokawa,   et al.

Title: Increased slip force pivot bearing
Patent Number: 6,754,046 Issued on 06/22/2004 to Barina,   et al.

Title: Processing system and method using a multi-dimensional look-up table
Patent Number: 6,771,275 Issued on 08/03/2004 to Cook,   et al.

Title: Method of warming up a fuel evaporator
Patent Number: 6,905,327 Issued on 06/14/2005 to Tachihara,   et al.

Title: Digital computer system and methods for conducting a poll to produce a demographic profile corresponding to an accumulation of response data from encrypted identities
Patent Number: 6,959,281 Issued on 10/25/2005 to Freeling,   et al.

Title: Simultaneous wavelength conversion and amplitude modulation in a monolithic quasi-phase-matched (QPM) nonlinear optical crystal
Patent Number: 6,771,409 Issued on 08/03/2004 to Huang

Title: Magnetoresistive head and manufacturing method therefor
Patent Number: 6,754,052 Issued on 06/22/2004 to Asida,   et al.

Title: Implantable electrode lead
Patent Number: 6,985,777 Issued on 01/10/2006 to Tsuboi,   et al.

Title: Streamlined real-time printmask revision, and printing-element data system, to circumvent element malfunction
Patent Number: 6,771,379 Issued on 08/03/2004 to Vilanova,   et al.

Title: Disposable wipe-out sheet and process for making the same
Patent Number: 6,774,070 Issued on 08/10/2004 to Kenmochi,   et al.

Title: Motor vehicle steering system
Patent Number: 6,929,086 Issued on 08/16/2005 to Husain,   et al.

Title: Low power, high speed analog to digital converter
Patent Number: 6,778,124 Issued on 08/17/2004 to Hashimoto,   et al.

Title: Strip-casting machine for production of a metal strip
Patent Number: 7,121,322 Issued on 10/17/2006 to Marti,   et al.

Title: Cycloalkypyrrole-3-carboxylic acid derivatives and heterocycloalkylpyrrole-3-carboxylic acid derivatives
Patent Number: 6,861,529 Issued on 03/01/2005 to Yohannes,   et al.

Title: Method of making a hybrid substrate having a thin silicon carbide membrane layer
Patent Number: 7,112,515 Issued on 09/26/2006 to Torvik

Title: Sand control screen assembly and treatment method using the same
Patent Number: 6,899,176 Issued on 05/31/2005 to Hailey, Jr.,   et al.

Title: Method and apparatus for visualization of 3D voxel data using lit opacity volumes with shading
Patent Number: 6,940,507 Issued on 09/06/2005 to Repin,   et al.

Title: Purifier and garbage disposer
Patent Number: 6,939,518 Issued on 09/06/2005 to Mishima,   et al.

Title: Brake-transmission interlock device
Patent Number: 6,899,213 Issued on 05/31/2005 to Lohss

Title: Reinforced box with roll suspension
Patent Number: 6,899,226 Issued on 05/31/2005 to Voissem

Title: Manufacturing method for short distance wiring layers and long distance wiring layers in a semiconductor device
Patent Number: 7,112,527 Issued on 09/26/2006 to Awaya

Title: Manufacturing of a semiconductor device with a reduced capacitance between wirings
Patent Number: 7,112,526 Issued on 09/26/2006 to Okada

Title: Intracall feature for access network
Patent Number: 6,970,549 Issued on 11/29/2005 to Sher,   et al.

Title: Higher precision divide and square root approximations
Patent Number: 6,941,334 Issued on 09/06/2005 to Rogenmoser,   et al.

Title: Cylinder block for an internal combustion engine having a tapered coolant jacket
Patent Number: 6,899,064 Issued on 05/31/2005 to Hughes,   et al.

Title: Beaded conveyor belt
Patent Number: 6,899,220 Issued on 05/31/2005 to Saeki

Title: Oxygen scavenging monolayer bottles
Patent Number: 6,863,988 Issued on 03/08/2005 to Tibbitt,   et al.

Title: Inhibition of amylin release
Patent Number: 6,774,109 Issued on 08/10/2004 to Dunmore,   et al.

Title: Semiconductor die packages with recessed interconnecting structures and methods for assembling the same
Patent Number: 7,112,520 Issued on 09/26/2006 to Lee,   et al.

Title: Magnetoresistive head having longitudinal biasing by providing undirectional magnetic anisotropy
Patent Number: 6,778,363 Issued on 08/17/2004 to Meguro,   et al.

Title: Method of maintaining continuity of sample jitter pattern across clustered graphics accelerators
Patent Number: 6,943,796 Issued on 09/13/2005 to Naegle

Title: Bearing reinforcement in light metal housing
Patent Number: 6,779,245 Issued on 08/24/2004 to Strand,   et al.

Title: Collision detection system and method of estimating miss distance
Patent Number: 7,016,782 Issued on 03/21/2006 to Schiffmann

Title: Modified finger assignment algorithm for high data rate calls
Patent Number: 6,785,554 Issued on 08/31/2004 to Amerga

Title: N-type boron-carbide semiconductor polytype and method of fabricating the same
Patent Number: 6,774,013 Issued on 08/10/2004 to Dowben,   et al.

Title: Instruction pair detection and pseudo ports for cache array
Patent Number: 6,775,735 Issued on 08/10/2004 to Luick

Title: Control and drive circuit arrangement for illumination performance enhancement with LED light sources
Patent Number: 6,888,529 Issued on 05/03/2005 to Bruning,   et al.

Title: Implementing reference current measurement mode within reference array programming mode or reference array erase mode in a semiconductor
Patent Number: 6,771,093 Issued on 08/03/2004 to Bautista, Jr.,   et al.

Title: Methods of using ice-controlling molecules
Patent Number: 6,773,877 Issued on 08/10/2004 to Fahy

Title: Video display mode automatic switching system and method
Patent Number: 6,744,460 Issued on 06/01/2004 to Nimri,   et al.

Title: Generator rotor conductive path for connecting to a top-turn of a winding
Patent Number: 7,119,462 Issued on 10/10/2006 to Zhang,   et al.

Title: Method for forming DRAM cell
Patent Number: 6,773,985 Issued on 08/10/2004 to Suh

Title: Nitrogen containing heterobicycles as factor Xa inhibitors
Patent Number: 6,858,616 Issued on 02/22/2005 to Fevig,   et al.

Title: Method of manufacture of MOSFET device with in-situ doped, raised source and drain structures
Patent Number: 6,774,000 Issued on 08/10/2004 to Natzle,   et al.

Title: Alkyl cobalt (III) dioximates and process for forming the same
Patent Number: 6,713,427 Issued on 03/30/2004 to Gridnev,   et al.

Title: Radial travel limiter for lighter socket lances
Patent Number: 7,121,897 Issued on 10/17/2006 to Beski,   et al.

Title: Method and system for elevated temperature measurement with probes designed for room temperature measurement
Patent Number: 6,771,091 Issued on 08/03/2004 to Lagowski,   et al.

Title: 3-dimension scanning system for computer-aided tooth modelling and method thereof
Patent Number: 7,020,325 Issued on 03/28/2006 to Park

Title: Method and apparatus for detecting blood in shell eggs
Patent Number: 7,019,821 Issued on 03/28/2006 to Kageyama,   et al.

Title: Method and apparatus for address FIFO for high-bandwidth command/address busses in digital storage system
Patent Number: 7,085,880 Issued on 08/01/2006 to Johnson

Title: Reconfiguration port for dynamic reconfiguration-controller
Patent Number: 7,109,750 Issued on 09/19/2006 to Vadi,   et al.

Semiconductor power amplifier and multistage monolithic integrated circuit Number:6,768,381 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Semiconductor power amplifier and multistage monolithic integrated circuit

Abstract: There are disclosed a semiconductor power amplifier and a microwave monolithic integrated circuit which can be reduced in size and cost and which can sufficiently inhibit loop oscillation. The semiconductor power amplifier of the present invention comprises first and second transistors connected in parallel, a capacitor element connected between a signal input terminal and a base terminal of the first transistor, a capacitor element connected between the signal input terminal and a base terminal of the second transistor, and a resistance element connected between the respective base terminals of the first and second transistors. Since the capacitor element and resistance element are disposed, a loop oscillation signal can sufficiently be attenuated on a loop oscillation path. Moreover, in the present embodiment, since miniaturization is possible, MMIC can easily be constituted.

Patent Number: 6,768,381 Issued on 07/27/2004 to Kuriyama


Inventors: Kuriyama; Yasuhiko (Yokohama, JP)
Assignee: Kabushiki Kaisha Toshiba (Kawasaki, JP)
Appl. No.: 09/817,216
Filed: March 27, 2001


Foreign Application Priority Data

Mar 27, 2000 [JP] 2000-086157

Current U.S. Class: 330/295 ; 330/302
Current International Class: H03F 1/08 (20060101); H03F 3/20 (20060101); H03F 1/18 (20060101); H03F 3/60 (20060101); H03F 3/21 (20060101)
Field of Search: 330/286,295,302,124R,53,84


References Cited [Referenced By]

U.S. Patent Documents
3769586 October 1973 Shapiro et al.
5608353 March 1997 Pratt
5694085 December 1997 Walker
5949287 September 1999 Kurusu et al.
6005442 December 1999 Maeda et al.
6201445 March 2001 Morimoto et al.
Foreign Patent Documents
10-163772 Jun., 1998 JP
11-251849 Sep., 1999 JP
Primary Examiner: Choe; Henry
Attorney, Agent or Firm: Oblon, Spivak, McClelland, Maier & Neustadt, P.C.

Claims



What is claimed is:

1. A semiconductor power amplifier for amplifying a high frequency signal inputted to a signal input terminal by first and second transistors connected in parallel to each other to output the amplified signal via a signal output terminal, said semiconductor power amplifier comprising: a first capacitor element connected between said signal input terminal and an input terminal of said first transistor; a second capacitor element connected between said signal input terminal and an input terminal of said second transistor; and a resistor, one end of which is connected directly to a connection path between the first capacitor and the input terminal of said first transistor, and another end of which is connected directly to a connection path between the second capacitor and the input terminal of said second transistor.

2. A semiconductor power amplifier for amplifying a signal inputted to a signal input terminal by first and second transistors connected in parallel to each other to output the amplified signal via a signal output terminal, said semiconductor power amplifier comprising: a first inductor element and a first capacitor element connected in series between said signal input terminal and an input terminal of said first transistor; a second inductor element and a second capacitor element connected in series between said signal input terminal and an input terminal of said second transistor; a first impedance element connected between the respective input terminals of said first and second transistors; a third inductor element connected between an output terminal of said first transistor and said signal output terminal; and a fourth inductor element connected between an output terminal of said second transistor and said signal output terminal.

3. A semiconductor power amplifier for amplifying a high frequency signal inputted to a signal input terminal by first and second transistors connected in parallel to each other to output the amplified signal via a signal output terminal, said semiconductor power amplifier comprising: a first power amplifying section comprising: a first capacitor element connected between said signal input terminal and an input terminal of said first transistor; a second capacitor element connected between said signal input terminal and an input terminal of said second transistor; and a first impedance element, one end of which is connected to the input terminal of said first transistor, and the other end of which is connected to the input terminal of said second transistor; a second power amplifying section disposed separately from said first power amplifying section, said second power amplifying section comprising third and fourth transistors, third and fourth capacitor elements, and a second impedance element; and a third impedance element connected between said first impedance element and said second impedance element, wherein respective input terminals of said first and second power amplifying sections are connected to said signal input terminal via first and second inductor elements.

4. The semiconductor power amplifier according to claim 3, further comprising: a third inductor element whose one end is connected to said first capacitor element and whose other end is connected to said first inductor element and said second capacitor element; and a fourth inductor element whose end is connected to said second inductor element and said third capacitor element and whose other end is connected to said fourth capacitor element.

5. The semiconductor power amplifier according to claim 3, further comprising: a third inductor element whose one end is connected to said first capacitor element and whose other end is connected to said first inductor element; a fourth inductor element whose one end is connected to said first inductor element and whose other end is connected to said second capacitor element; a fifth inductor element whose one end is connected to said third capacitor and whose other end is connected to said second inductor element; and a sixth inductor element whose one end is connected to said second inductor element and whose other end is connected to said fourth capacitor element.

6. The semiconductor power amplifier according to claim 2, further comprising: a first power amplifying section comprising said first and second transistors, said first and second capacitor elements, and said first impedance element; a second power amplifying section disposed separately from said first power amplifying section, said second power amplifying section comprising third and fourth transistors, third and fourth capacitor elements, and a second impedance element; and a third impedance element connected between said first impedance element and said second impedance element, wherein respective input terminals of said first and second power amplifying sections are connected to said signal input terminals via fifth and sixth inductor elements.

7. The semiconductor power amplifier according to claim 6, further comprising: a seventh inductor element whose one end is connected to said first capacitor element and whose other end is connected to said fifth inductor element and said second capacitor element; and an eighth inductor element whose one end is connected to said sixth inductor element and said third capacitor element and whose other end is connected to said fourth capacitor element.

8. The semiconductor power amplifier according to claim 6, further comprising: a seventh inductor element whose one end is connected to said first capacitor element and whose other end is connected to said fifth inductor element; an eighth inductor element whose one end is connected to said fifth inductor element and whose other end is connected to said second capacitor element; a ninth inductor element whose one end is connected to said third capacitor element and whose other end is connected to said sixth inductor element; and a tenth inductor element whose one end is connected to said sixth inductor element, and whose other end is connected to said fourth capacitor element.

9. The semiconductor power amplifier according to claim 1, further comprising a bias circuit for supplying a direct current bias voltage to the respective input terminals of said first and second transistors.

10. The semiconductor power amplifier according to claim 2, further comprising a bias circuit for supplying a direct current bias voltage to the respective input terminals of said first and second transistors.

11. The semiconductor power amplifier according to claim 9, further comprising a plurality of impedance elements or inductor elements connected between the respective input terminals of said first and second transistors and an output terminal of said bias circuit.

12. The semiconductor power amplifier according to claim 10, further comprising a plurality of impedance elements or inductor elements connected between the respective input terminals of said first and second transistors and an output terminal of said bias circuit.

13. A multistage monolithic integrated circuit comprising: a plurality of amplifiers connected in cascade, wherein a last-stage amplifier of these amplifiers includes a semiconductor power amplifier for amplifying a high frequency signal inputted to a signal input terminal by first and second transistors connected in parallel to each other to output the amplified signal via a signal output terminal, said semiconductor power amplifier comprising: a first capacitor element connected between said signal input terminal and an input terminal of said first transistor; a second capacitor element connected between said signal input terminal and an input terminal of said second transistor; and a first impedance element, one end of which is connected to the input terminal of said first transistor, and the other end of which is connected to the input terminal of said second transistor.

14. The semiconductor power amplifier according to claim 13, wherein a microwave signal is inputted to a signal input terminal of said last-stage amplifier.

15. The semiconductor power amplifier according to claim 13, wherein said first and second transistors are field-effect transistors by compound semiconductors or bipolar transistors by the compound semiconductors.

16. A multistage monolithic integrated circuit comprising: a plurality of amplifiers connected in cascade, wherein a last-stage amplifier of these amplifiers is constituted of the semiconductor power amplifier according to claim 2.

17. The semiconductor power amplifier according to claim 16, wherein a microwave signal is inputted to a signal input terminal of said last-stage amplifier.

18. The semiconductor power amplifier according to claim 16, wherein said first and second transistors are field-effect transistors by compound semiconductors or bipolar transistors by the compound semiconductors.
Description



CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the priority right under 35 U.S.C. 119 of Japanese Patent Application No. 86157/2000 filed in Japan on Mar. 27, 2000.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a semiconductor power amplifier and a multistage monolithic integrated circuit which are constituted by connecting a plurality of transistors in parallel to one another and which can obtain a high output current.

2. Related Background Art

A high output transistor having a large output current is constituted by connecting a plurality of transistor units in parallel to one another in an equivalent manner as shown in FIG. 1. When the high output transistor shown in FIG. 1 is formed on a semiconductor substrate, an element size is enlarged. Therefore, a spread of a transverse direction of an input/output wiring region acts as transmission lines Li, Lo in an equivalent manner.

In a high frequency region in which the transmission lines Li, Lo influence electric characteristics, signal propagation of an odd mode occurs by an unbalance between the transistors, and loop oscillation (including a f/2 spurious oscillation) is caused (reference document: MW89-59, page 59 by Research Center of Japanese Society of Electronic Communication).

For example, in a circuit of FIG. 1, loop oscillation occurs in loops shown by dotted lines A and B.

As a technique for preventing such a loop oscillation, as shown in FIGS. 2 and 3, a technique has been proposed in which a balance resistance Rb is connected between output terminals of two transistors adjacent to each other among transistors Q1 to Q4, loss is applied to a loop oscillation path and the loop oscillation is prevented. Since the balance resistance Rb is connected between the output terminals, a signal loss of the loop oscillation path increases, and the loop oscillation can be inhibited.

However, when the balance resistance Rb is added, an area occupied by an input signal synthesis circuit and output signal synthesis circuit is enlarged by the resistance. Therefore, it becomes difficult to form the circuit on a semiconductor chip. The circuit may also be formed on a ceramic substrate or a glass epoxy substrate. In order to reduce a size of an element, however, a high output amplifier is preferably formed on the semiconductor chip to constitute a microwave monolithic integrated circuit (MMIC).

When the loop oscillation is inhibited by a conventional technique in this manner, it is difficult to reduce the size of the element, and cost cannot be lowered.

SUMMARY OF THE INVENTION

The present invention has been developed in consideration of this respect, and an object thereof is to provide a semiconductor power amplifier and a multistage monolithic integrated circuit which can be reduced in size and cost, and loop oscillation can sufficiently be inhibited.

To achieve the aforementioned object, there is provided a semiconductor power amplifier for amplifying a high frequency signal inputted to a signal input terminal by first and second transistors connected in parallel to each other to output the amplified signal via a signal output terminal, the semiconductor power amplifier comprising: a first capacitor element connected between the signal input terminal and an input terminal of the first transistor; a second capacitor element connected between the signal input terminal and an input terminal of the second transistor; and a first impedance element connected between the respective input terminals of the first and second transistors.

According to the present invention, since capacitor elements are connected to the respective input terminals of the first and second transistors, and a resistance element is connected between the respective input terminals of the first and second transistors, loop oscillation (including an f/2 spurious oscillation) by signal propagation of an odd mode of a high output transistor can be prevented.

Moreover, since a bias circuit is separately disposed, a direct current bias can be supplied to the first and second transistors. Even when the capacitor elements are connected to the respective input terminals of the first and second transistors, no particular trouble occurs in an operation.

Furthermore, the present invention is particularly effective for a microwave monolithic integrated circuit using an MOS transistor and a bipolar transistor by a compound semiconductor for use in a high frequency band.

Moreover, there is provided a semiconductor power amplifier for amplifying a signal inputted to a signal input terminal by first and second transistors connected in parallel to each other to output the amplified signal via a signal output terminal, the semiconductor power amplifier comprising: a first inductor element and a first capacitor element connected in series between the signal input terminal and an input terminal of the first transistor; a second inductor element and a second capacitor element connected in series between the signal input terminal and an input terminal of the second transistor; a first impedance element connected between the respective input terminals of the first and second transistors; a third inductor element connected between an output terminal of the first transistor and the signal output terminal; and a fourth inductor element connected between an output terminal of the second transistor and the signal output terminal.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram showing a constitution of a conventional example in which a plurality of transistor units are connected in parallel to one another.

FIG. 2 is a conventional circuit diagram in which a balance resistance is added to a circuit.

FIG. 3 is a conventional circuit diagram showing a modification example of FIG. 2.

FIG. 4 is a circuit diagram of a first embodiment showing a basic constitution of a semiconductor power amplifier according to the present invention.

FIG. 5 is a circuit diagram showing a basic constitution of the conventional semiconductor power amplifier.

FIG. 6 is a diagram showing a calculation result of a loop gain.

FIG. 7 is a circuit diagram of a second embodiment of the semiconductor power amplifier according to the present invention.

FIG. 8 is a circuit diagram of a third embodiment of the semiconductor power amplifier according to the present invention.

FIG. 9 is a circuit diagram of a fourth embodiment of the semiconductor power amplifier according to the present invention.

FIG. 10 is a circuit diagram showing an example in which a resistance element is used instead of an inductor element of FIG. 9.

FIG. 11 is a circuit diagram of a power amplifier disclosed in U.S. Pat. No. 5,608,353.

FIG. 12 is a circuit diagram of an MMIC amplifier with a two-stage constitution including the semiconductor power amplifier of FIG. 10.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A semiconductor power amplifier and a multistage monolithic integrated circuit of the present invention will concretely be described hereinafter with reference to the drawings.

First Embodiment

FIG. 4 is a circuit diagram of a first embodiment showing a basic constitution of a semiconductor power amplifier according to the present invention. The semiconductor power amplifier of FIG. 4 is provided with first and second transistors Q1 and Q2 connected in parallel to each other, a capacitor element (first capacitor element) Ci connected between a signal input terminal Pin and a base terminal of the first transistor Q1, a capacitor element (second capacitor element) Ci connected between the signal input terminal Pin and a base terminal of the second transistor Q2, and a resistance element (first impedance element) Rb connected between the respective base terminals of the first and second transistors Q1 and Q2.

When a high frequency signal is inputted to the semiconductor power amplifier of FIG. 4, the semiconductor power amplifier shown in FIG. 4 is equivalent to a circuit in which inductor elements Li, Lo are connected between the capacitor element Ci and the signal input terminal Pin, and between collector terminals of the first and second transistors Q1 and Q2.

The transistors Q1 and Q2 of FIG. 4 are a heterojunction bipolar transistor, for example, of InGaP/GaAs, and a multi-emitter transistor including 16 pieces of transistor units each having an emitter size of 4.times.30 .mu.m.

Additionally, the number and size of the transistor units constituting the multi-emitter transistor are not particularly limited. Moreover, the transistor does not have to be necessarily formed of a compound semiconductor.

Each inductance of the equivalent inductor elements Li, Lo is 0.1 nH in a line with a wiring length of 300 .mu.m, a capacitance of the capacitor element Ci is 5 pF, and a resistance value of the resistance element Rb is 5 .OMEGA..

FIG. 5 is a circuit diagram showing a basic constitution of the conventional semiconductor power amplifier. As obvious in comparison of FIG. 4 with FIG. 5, different from the conventional circuit shown in FIG. 5, the circuit of FIG. 4 includes two capacitor elements Ci, and resistance element Rb.

Both circuits shown in FIGS. 4 and 5 have the same characteristics in even mode propagation for operating in parallel, and have completely separate characteristics in odd mode propagation in which loop oscillation is caused.

In the circuit of FIG. 4, since flow of a loop oscillation signal is cut by two capacitor elements Ci, a loop oscillation path shown by a dotted arrow y1 is obtained. However, since the resistance element Rb exists on the path, the signal can sufficiently be attenuated by the resistance element Rb; as a result, the loop oscillation does not occur.

FIG. 6 is a diagram showing a calculation result of a loop gain, and shows a state that a ratio of an odd mode input A1 (output side A2) to an odd mode output A1' (output side A2') of a signal flow indicating a target for loop oscillation by frequency changes (reference document: MW89-59, page 59 by Research Center of Japanese Society of Electronic Communication).

When this ratio exceeds 1, the loop oscillation is possibly caused. In the conventional circuit shown by curves L1, L2, the ratio A1'/A1 exceeds "1" at 2 GHz or more, and the ratio A2'/A2 exceeds "1" in the vicinity of 1 to 5 GHz. In the circuit of the present embodiment, however, the ratio does not exceed "1", and there is no possibility that the loop oscillation is caused. Moreover, in a structure of the present embodiment, the capacitor element C1 of an input stage shown in FIG. 5 is divided into two capacitor elements Ci as shown in FIG. 4. However, since the capacity value of each capacitor element Ci becomes 1/2, the area formed by the capacitor element itself hardly changes.

In the first embodiment, since the capacitor elements Ci are connected to the respective base terminals of the transistors Q1 and Q2 connected in parallel to each other, and the resistance element Rb is connected between the respective base terminals in this manner, the loop oscillation signal can sufficiently be attenuated on the loop oscillation path. Moreover, since the circuit can be miniaturized in the present embodiment, it is easy to constitute MMIC.

Second Embodiment

A second embodiment is the same as the first embodiment in a basic circuit constitution, but is characterized in that the number of transistor connection stages is increased.

FIG. 7 is a circuit diagram of a second embodiment of the semiconductor power amplifier according to the present invention. The amplifier of FIG. 7 is constituted by connecting a plurality of circuits similar to the circuit of FIG. 4 in parallel to one another. Concretely, the capacitor elements Ci are connected to the respective base terminals of four transistors Q1 to Q4, and the resistance element Rb is connected between the base terminals of the transistors adjacent to each other.

In the circuit of FIG. 7, inductor elements L11, L12 connected to the signal input terminal Pin correspond to first and second inductor elements (fifth and sixth inductor elements), an inductor element L13 connected to the inductor element L11 corresponds to a third inductor element (seventh inductor element), and an inductor element L14 connected to the inductor element L12 corresponds to a fourth inductor element (eighth inductor element).

There are provided with the capacitor element Ci and resistance element Rb are connected as shown in FIG. 7, a loop oscillation path shown by a dotted arrow y1 of FIG. 7. Since the resistance element Rb exists on the loop oscillation path, the signal can sufficiently be attenuated, and no loop oscillation occurs.

Third Embodiment

A third embodiment is a modification example of the second embodiment, and is characterized in that the signal is transmitted to all transistor units at the same phase.

FIG. 8 is a circuit diagram of the third embodiment of the semiconductor power amplifier according to the present invention. The circuit of FIG. 8 is constituted by connecting two sets of circuits similar to the circuit of FIG. 4 in parallel to each other, and connecting the resistance element Rb between the base terminals of the transistor of each set.

In the circuit of FIG. 8, inductor elements L21, L22 connected to the signal input terminal Pin correspond to first and second inductor elements (fifth and sixth inductor elements), inductor elements L23, L24 connected to the inductor element L21 correspond to third and fourth inductor elements (seventh and eighth inductor elements), and inductor elements L25, L26 connected to the inductor element L22 correspond to fifth and sixth inductor elements (ninth and tenth inductor elements).

In the constitution of FIG. 8, different from FIG. 7, the same phase signal can be transmitted to each set. Particularly, when the high frequency signal is amplified, influence of an inductor component is easily exerted. Therefore, when the same phase signal is transmitted, characteristics can be stabilized.

Additionally, in the connection of FIG. 8, a distance between the input terminal and the capacitor element becomes slightly longer than the distance in the connection of FIG. 7. However, a distance deviation can be reduced by devising drawing of a wiring pattern.

Fourth Embodiment

In the semiconductor power amplifier shown in the first to third embodiments, since the capacitor element is connected to the base terminal of each transistor, a direct current bias cannot be applied to each transistor. To solve the problem, in a fourth embodiment, a circuit for supplying the direct current bias to the transistor of the first to third embodiments is added.

FIG. 9 is a circuit diagram of the fourth embodiment of the semiconductor power amplifier according to the present invention. The circuit of FIG. 9 is different from the circuit of FIG. 7 in that a bias circuit 1 is disposed and an inductor element Lc is connected between the base terminal of each of the transistors Q1 to Q4 and the bias circuit 1. When the inductor element Lc is disposed, the base terminal of each of the transistors Q1 to Q4 is open at a high frequency, and characteristics during operation at the high frequency are stabilized.

When the bias circuit 1 and inductor element Lc are disposed as shown in FIG. 9, the direct current bias can be supplied to each of the transistors Q1 to Q4.

However, when the inductor element Lc is formed on the substrate, since a chip occupying area increases, it is possible to miniaturize the chip. Then, FIG. 10 shows an example in which a resistance element Rc is used instead of the inductor element Lc.

Since the resistance element Rc of FIG. 10 has to be open at the high frequency, the resistance value needs to be increased. When the resistance value is increased, the chip occupying area is reduced. Accordingly, the semiconductor power amplifier is miniaturized, thereby realizing a MMIC.

Incidentally, FIG. 11 shows a power amplifier disclosed in U.S. Pat. No. 5,608,353. In comparison of FIG. 10 with FIG. 11, the drawings are different from each other only in that the resistance element Rb is or is not connected between the base terminals of the transistors adjacent to each other.

In the circuit of FIG. 11, the resistance element Rc is connected to the base terminal of each transistor for the purpose of enhancing fracture resistance, and the resistance value of the resistance element has to be large. When it is assumed that the resistance element Rb similar to that of FIG. 10 is connected to the circuit of FIG. 11 formed with such a purpose, a potential difference between the transistors adjacent to each other is reduced, and the original purpose of the circuit of FIG. 11, in which breakdown-resisting performance can be improved.

That is, even when the circuit of FIG. 11 is known, to achieve the purpose of enhancing the breakdown-resisting performance, it cannot be considered that the resistance element Rb similar to that of FIG. 10 is added to the circuit of FIG. 11. Therefore, it is never easy to suppose the circuit of the present embodiment shown in FIG. 10 from the conventional circuit of FIG. 11.

FIG. 12 is a circuit diagram of an MMIC amplifier with a two-stage constitution including the semiconductor power amplifier of FIG. 10. The signal input terminal Pin is connected to the base terminal of the first-stage transistor Q5, and the collector terminal of the transistor Q5 is connected to the semiconductor power amplifier having the constitution similar to that of FIG. 10.

In the circuit of FIG. 12, the capacitor element Ci is used as an inter-stage matching circuit for matching the first-stage transistor Q5 with the subsequent-stage transistors Q1 to Q4.

In the aforementioned respective embodiments, an example for using the bipolar transistor to constitute the semiconductor power amplifier has been described, but MOS and BiCMOS transistors may be used to constitute the semiconductor power amplifier. Moreover, the number of transistors connected in parallel is not particularly limited.

*


Free Web Sudoku Puzzles.
Solve with your browser.
  4     2   8 1 9
  1   7          
    6   8     3  
2       1 6   8  
                 
  8   5 7       4
  6     4   3    
          1   2  
1 5 2   3     4  
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!