Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Conductive material and method for filling via-hole
Patent Number: 6,886,248 Issued on 05/03/2005 to Watanabe,   et al.

Title: Silver halide color photosensitive material
Patent Number: 6,858,380 Issued on 02/22/2005 to Kato,   et al.

Title: Electric motor control device
Patent Number: 6,873,132 Issued on 03/29/2005 to Kaku,   et al.

Title: Recording medium
Patent Number: 6,887,559 Issued on 05/03/2005 to Darsillo,   et al.

Title: Virtualized logical server cloud providing non-deterministic allocation of logical attributes of logical servers to physical resources
Patent Number: 6,880,002 Issued on 04/12/2005 to Hirschfeld,   et al.

Title: Cascode amplifier circuit for generating and maintaining a fast, stable and accurate bit line voltage
Patent Number: 6,885,250 Issued on 04/26/2005 to Le,   et al.

Title: Electrical connector with metal coupling sleeve
Patent Number: 6,863,552 Issued on 03/08/2005 to Katwala,   et al.

Title: Satellite communication system with gateway switch networks
Patent Number: 6,898,428 Issued on 05/24/2005 to Thorburn,   et al.

Title: Combination jewelry setting and precious stone
Patent Number: 6,860,117 Issued on 03/01/2005 to Turpanjian,   et al.

Title: Molecular-wire-based restorative multiplexer, and method for constructing a multiplexer based on a configurable, molecular-junction-nanowire crossbar
Patent Number: 6,880,146 Issued on 04/12/2005 to Snider

Title: Electrolyte solution filling method and battery structure of lithium secondary battery
Patent Number: 6,858,342 Issued on 02/22/2005 to Nemoto,   et al.

Title: Conical reinforced re-sealable dispenser
Patent Number: 7,073,692 Issued on 07/11/2006 to Weyts

Title: Calibrating audiometry stimuli
Patent Number: 7,096,184 Issued on 08/22/2006 to Ahroon

Title: Trainable, extensible, automated data-to-knowledge translator
Patent Number: 7,096,210 Issued on 08/22/2006 to Kramer,   et al.

Title: Caller identifying method, program, and apparatus and recording medium
Patent Number: 7,035,388 Issued on 04/25/2006 to Kurosaki

Title: Process for producing .alpha.-phenylethyl alcohol
Patent Number: 6,803,490 Issued on 10/12/2004 to Oku,   et al.

Title: System for electronic barter, trading and redeeming points accumulated in frequent use reward programs
Patent Number: 7,096,190 Issued on 08/22/2006 to Postrel

Title: Method and apparatus for optimizing a data access customer service system
Patent Number: 7,096,219 Issued on 08/22/2006 to Karch

Title: ESD-protected head gimbal assembly for use in a disk drive
Patent Number: 6,801,402 Issued on 10/05/2004 to Subrahmanyam,   et al.

Title: Methods and system for processing changes to existing purchase orders in an object-oriented order processing system
Patent Number: 7,096,189 Issued on 08/22/2006 to Srinivasan

Title: Asynchronous debug interface
Patent Number: 7,089,467 Issued on 08/08/2006 to Burch

Title: Microcomputer, has selection circuit to select either testing-purpose interrupt request signal or interrupt request selection signal based on delayed selection signal, where selected signals a
Patent Number: 7,028,123 Issued on 04/11/2006 to Shimomura

Title: Facilitating commerce among consumers and service providers by matching ready-to-act consumers and pre-qualified service providers
Patent Number: 7,096,193 Issued on 08/22/2006 to Beaudoin,   et al.

Title: Scan testing mode control of gated clock signals for flip-flops
Patent Number: 7,089,471 Issued on 08/08/2006 to Guettaf

Title: Weighted mounting platform
Patent Number: 6,840,487 Issued on 01/11/2005 to Carnevali

Title: Topological vias route wherein the topological via does not have a coordinate within the region
Patent Number: 7,089,524 Issued on 08/08/2006 to Teig,   et al.

Title: Method of controlling wafer charging effects due to manufacturing processes
Patent Number: 6,800,562 Issued on 10/05/2004 to Cusson,   et al.

Title: Glycorandomization and the production of novel erythronolide and coumarin analogs
Patent Number: 6,884,604 Issued on 04/26/2005 to Thorson

Title: Mold temperature control unit
Patent Number: 7,080,684 Issued on 07/25/2006 to Shimoda

Title: Processor, compiler and compilation method
Patent Number: 7,076,638 Issued on 07/11/2006 to Heishi,   et al.

Title: 1,1,1,2,2,4,5,5,5-nonafluoro-4-(trifluoromethyl)-3-pentanone refrigerant compositions and uses thereof
Patent Number: 7,094,356 Issued on 08/22/2006 to Minor,   et al.

Title: Mixture for the production of a high-expansion stone die
Patent Number: 6,881,258 Issued on 04/19/2005 to Delee,   et al.

Title: Divided one-dimensional solid-state imaging device, method of controlling one-dimensional solid-state imaging device, and image reading apparatus and method using the same
Patent Number: 7,034,969 Issued on 04/25/2006 to Watanabe

Title: Method and system in an overload situation in a telephone exchange system
Patent Number: 6,823,052 Issued on 11/23/2004 to Lehto,   et al.

Title: Data storage system having an improved memory circuit board configured to run scripts
Patent Number: 7,076,636 Issued on 07/11/2006 to Chilton

Title: Heuristic method of classification
Patent Number: 7,096,206 Issued on 08/22/2006 to Hitt

Title: Two stage detector having viterbi detector matched to a channel and post processor matched to a channel code
Patent Number: 7,089,483 Issued on 08/08/2006 to McEwen,   et al.

Title: Optical device
Patent Number: 7,082,251 Issued on 07/25/2006 to Kurumada,   et al.

Title: Cleaning control method for recording head, cleaning controller performing the method, and recorder incorporating the cleaning controller
Patent Number: 6,823,877 Issued on 11/30/2004 to Kimura

Title: Method of applying a resin-rich skin on the surface of reinforced material gear or other wear surface
Patent Number: 6,803,008 Issued on 10/12/2004 to Buchanan, Jr.

Title: Methods and apparatuses for selectively limiting undesired radiation
Patent Number: 7,095,026 Issued on 08/22/2006 to Devitt,   et al.

Title: Circuit board with localized stiffener for enhanced circuit component reliability
Patent Number: 7,094,975 Issued on 08/22/2006 to Chengalva,   et al.

Title: Motorcycle helmet windshield control system and method
Patent Number: 7,086,096 Issued on 08/08/2006 to Montero

Title: Stacked network devices including a protocol engine and distributed trunk ports and method of operating same
Patent Number: 6,807,182 Issued on 10/19/2004 to Dolphin,   et al.

Title: Reduced-overhead protocol for discovering new neighbor nodes and detecting the loss of existing neighbor nodes in a network
Patent Number: 7,031,288 Issued on 04/18/2006 to Ogier

Title: Diagnostic for early stage Alzheimer's disease
Patent Number: 7,015,044 Issued on 03/21/2006 to Han,   et al.

Title: Cash payment system using vending machine
Patent Number: 7,096,191 Issued on 08/22/2006 to Nakajima

Title: Server, user terminal, information providing service system and information providing service method for providing information in conjunction with a geographical mapping application
Patent Number: 7,096,233 Issued on 08/22/2006 to Mori,   et al.

Title: Fluorine-containing polymer powder and method for production thereof and coated article
Patent Number: 7,094,838 Issued on 08/22/2006 to Nakatani,   et al.

Title: Method of controlling a circuit arrangement for the ac power supply of a plasma display panel
Patent Number: 7,064,732 Issued on 06/20/2006 to Van Der Broeck,   et al.

Title: Material supply system
Patent Number: 7,066,352 Issued on 06/27/2006 to Ono,   et al.

Title: Process for making a fluoroelastomer
Patent Number: 7,094,839 Issued on 08/22/2006 to Grootaert,   et al.

Title: Fixture box for electrical fans and connectors therefor
Patent Number: 7,066,326 Issued on 06/27/2006 to Li,   et al.

Title: Thermally conductive elastomeric pad
Patent Number: 7,094,822 Issued on 08/22/2006 to Sagal,   et al.

Title: Method of manufacturing a semiconductor device comprising a bipolar transistor and a variable capacitor
Patent Number: 6,800,532 Issued on 10/05/2004 to Ohnishi,   et al.

Title: Portable communicator
Patent Number: 7,064,749 Issued on 06/20/2006 to Enmei

Title: Controlled power source for underground line location
Patent Number: 7,091,872 Issued on 08/15/2006 to Bigelow,   et al.

Title: Il-5 inhibiting 6-azauracil derivatives
Patent Number: 6,803,364 Issued on 10/12/2004 to Freyne,   et al.

Title: Oxidation structure/method to fabricate a high-performance magnetic tunneling junction MRAM
Patent Number: 7,045,841 Issued on 05/16/2006 to Hong,   et al.

Title: Manufacturing semiconductor device including forming a buried gate covered by an insulative film and a channel layer
Patent Number: 6,800,513 Issued on 10/05/2004 to Horiuchi,   et al.

Title: Earphone antenna
Patent Number: 7,064,720 Issued on 06/20/2006 to Yoshino

Title: Resistive touch screen with variable resistivity layer
Patent Number: 7,064,748 Issued on 06/20/2006 to Cok

Title: Olefin polymerization catalyst system
Patent Number: 7,094,848 Issued on 08/22/2006 to Hinkle,   et al.

Title: Flat-panel display with luminance feedback
Patent Number: 7,064,733 Issued on 06/20/2006 to Cok,   et al.

Title: Display device
Patent Number: 7,064,751 Issued on 06/20/2006 to Triepels,   et al.

Title: Tumor antigen peptides originating in cyclophilin B
Patent Number: 7,041,297 Issued on 05/09/2006 to Itoh,   et al.

Title: Screening panel securing system
Patent Number: 7,066,334 Issued on 06/27/2006 to Eeles,   et al.

Title: Method of starting a one-touch system through a hot key
Patent Number: 7,064,746 Issued on 06/20/2006 to Wen,   et al.

Title: Method for fabricating semiconductor transistor device
Patent Number: 6,800,529 Issued on 10/05/2004 to Kim

Title: Compounds for treatment of infectious and immune system disorders and methods for their use
Patent Number: 7,041,295 Issued on 05/09/2006 to Delcayre

Title: Process for preparing heteroaryl and unsaturated heterocycloalkylmagnesium reagents and uses thereof
Patent Number: 7,091,360 Issued on 08/15/2006 to Li,   et al.

Title: Process for the preparation of diaryl carbonates
Patent Number: 7,091,370 Issued on 08/15/2006 to Reisinger,   et al.

Title: Polymers for delivering nitric oxide in vivo
Patent Number: 7,087,709 Issued on 08/08/2006 to Stamler,   et al.

Title: Integrated vertical spiral inductor on semiconductor material
Patent Number: 6,800,533 Issued on 10/05/2004 to Yeo,   et al.

Title: Display device
Patent Number: 7,064,734 Issued on 06/20/2006 to Kawamura,   et al.

Slew-rate control apparatus and methods for a power transistor to reduce voltage transients during inductive flyback Number:7,365,584 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Zimbabwe Likely to Delay Presidential Run-Off by VOA News
     Iraqi Official Says US Reconstruction Aid Still Needed by Michael Bowman
     Bush Daughter Marries at Private Texas Ceremony by VOA News

Title: Slew-rate control apparatus and methods for a power transistor to reduce voltage transients during inductive flyback

Abstract: Apparatus and methods that reduce the amount of conducted/radiated emissions from a power switch (200) when a transistor (210) is switched OFF are disclosed. In addition, apparatus and methods that reduce the slew rate in a power switch when the power switch is switched off are disclosed. The apparatus comprises a transistor (210) including an inductive load (230) coupled to the transistor, a plurality of current sources (222, 224) coupled to the gate of the transistor, and a clamp (250) coupled to either the gate and the drain of the transistor, or to the gate and to ground depending on the location of the inductive load, wherein the clamp comprises a resistive element (260) to increase the voltage of the clamp when current flows through the clamp, and wherein the increased voltage causes the apparatus to include a different slew rate.

Patent Number: 7,365,584 Issued on 04/29/2008 to Bennett,   et al.


Inventors: Bennett; Paul T. (Phoenix, AZ), Gray; Randall C. (Tempe, AZ), Thompson; Matthew D. (Chandler, AZ)
Assignee: Freescale Semiconductor, Inc. (Austin, TX)
Appl. No.: 11/445,652
Filed: June 2, 2006


Current U.S. Class: 327/170 ; 327/110
Current International Class: H03K 3/00 (20060101)


References Cited [Referenced By]

U.S. Patent Documents
5001373 March 1991 Bator et al.
5608595 March 1997 Gourab et al.
5920224 July 1999 Preslar
6078204 June 2000 Cooper et al.
6400106 June 2002 Magruder
6684378 January 2004 Yamamoto
6956425 October 2005 Adams
2003/0122594 July 2003 Tada
2005/0168168 August 2005 Elliott
Primary Examiner: Cox; Cassandra
Attorney, Agent or Firm: Ingrassia, Fisher & Lorenz, P.C.

Claims



We claim:

1. An apparatus featuring inductive flyback slew rate modification, comprising: a transistor including a gate, a source, and a drain; an inductive load coupled to the drain; a plurality of current sources coupled to the gate, wherein a first current source of the plurality of current sources is configurable for switching the transistor ON and a second current source of the plurality of current sources is configurable for switching the transistor OFF; and a clamp coupled between the gate and the drain, wherein the clamp comprises a first resistive element configurable for increasing a voltage of the clamp in response to a current flow through the clamp, a first zener diode coupled in series with the first resistive element, and a second zener diode coupled in parallel with the first resistive element.

2. The apparatus of claim 1, wherein the clamp is configured for a pre-determined voltage to decrease the slew rate of the apparatus.

3. The apparatus of claim 2, wherein the pre-determined voltage is determined by at least one of a pre-determined voltage of the first zener diode, a pre-determined current of the first current source multiplied by a pre-determined resistance of the first resistive element, and a pre-determined voltage across the gate and source.

4. The apparatus of claim 3, wherein the pre-determined resistance is determined by at least one of a desired voltage output of the transistor and a desired gate pull down current.

5. The apparatus of claim 1, further comprising: a third current source coupled to the gate and coupled in parallel with the first current source; a first switch coupled between the third current source and the gate, wherein the first switch is configurable for connecting/disconnecting the third current source to the gate; a fourth current source coupled to the gate and coupled in parallel with the second current source; and a second switch coupled between the fourth current source, wherein the second switch is configurable for connecting/disconnecting the fourth current source to the gate.

6. The apparatus of claim 5, wherein the clamp further comprises: a second resistive element coupled in series with the first resistive element; and a third switch coupled to the clamp, wherein a first side of the third switch is coupled on one side of the second resistive element and a second side of the third switch is coupled to an opposite side of the second resistive element, wherein responsive to the third switch being in an closed state, current is prohibited from flowing through the second resistive element and wherein responsive to the third switch being in a open state, current is enabled to flow through the second resistive element.

7. An apparatus featuring inductive flyback slew rate modification, comprising: a transistor including a gate, a source, and a drain; an inductive load coupled to the source; a plurality of current sources coupled to the gate, wherein a first current source of the plurality of current sources is configurable for switching the transistor ON and a second current source of the plurality of current sources is configurable for switching the transistor OFF; and a clamp coupled between the gate and ground, wherein the clamp comprises a first resistive element configurable for increasing a voltage of the clamp in response to a current flow through the clamp, a first zener diode coupled in series with the first resistive element, and a second zener diode coupled in parallel with the first resistive element.

8. The apparatus of claim 7, wherein the clamp is configurable for a pre-determined voltage to decrease the slew rate of the apparatus.

9. The apparatus of claim 8, wherein the pre-determined voltage is determined by at least one of a pre-determined voltage of the first zener diode, a pre-determined current of the first current source multiplied by a pre-determined resistance of the first resistive element, and a pre-determined voltage across the gate and source.

10. The apparatus of claim 9, wherein the pre-determined resistance is determined by at least one of a desired voltage output of the transistor and a desired gate pull down current.

11. The apparatus of claim 7, further comprising: a third current source coupled to the gate and coupled in parallel with the first current source; and a first switch coupled between the third current source and the gate, wherein the first switch is configurable for connecting/disconnecting the third current source to the gate.

12. The apparatus of claim 11, wherein the clamp further comprises: a second resistive element coupled in series with the first resistive element; and a second switch coupled to the clamp, wherein a first side of the second switch is coupled on one side of the second resistive element and a second side of the second switch is coupled to an opposite side of the second resistive element, wherein responsive to the second switch being in an open state, current is prohibited from flowing through the second resistive element and wherein responsive to the second switch being in a closed state, current is enabled to flow through the second resistive element.

13. A method to reduce voltage transients during inductive flyback, the method comprising: identifying a desired slew rate for a power transistor, the power transistor comprising: a transistor and at least one current source to provide an amount of input current to the transistor, an inductive load, and a clamp coupled to the transistor, wherein the clamp includes at least one zener diode coupled in series with at least one resistive element and at least one zener diode coupled in parallel with at least one resistive element; and adjusting a voltage of the clamp to attain the desired slew rate.

14. The method of claim 13, wherein: adjusting the voltage comprises one of adding resistance to the clamp and subtracting resistance from the clamp.

15. The method of claim 13, further comprising: adjusting the amount of input current provided to the transistor.

16. The method of claim 15, wherein adjusting the amount of input current comprises one of adding and subtracting input current from at least one additional current source.
Description



FIELD OF THE INVENTION

The present invention generally relates to semiconductor devices, and more particularly relates to power switches.

BACKGROUND OF THE INVENTION

In a power switch, when the transistor driving the inductive load is switched off, the drain voltage of the transistor abruptly increases. This abrupt change in drain voltage often causes conducted or radiated emissions on the output wires leading to the inductive load. The conducted and/or radiated emissions often cause interference in other electronic devices coupled to or proximate to the power switch, which makes the overall system perform less desirably.

Accordingly, it is desirable to provide apparatus and methods that reduce the amount of conducted or radiated emissions from a power switch when the transistor is switched off. In addition, it is desirable to provide apparatus and methods that modify the transition times of voltage in a power switch when the transistor is switched off. Furthermore, other desirable features and characteristics of the present invention will become apparent from the subsequent description of the invention and the appended claims, taken in conjunction with the accompanying drawings and this background of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and wherein:

FIG. 1 is a diagram of a prior art power switch;

FIG. 2A is a diagram of one embodiment of a power switch with reduced conducted or radiated emissions;

FIG. 2B is a diagram of the power switch in FIG. 2A with a protection circuit;

FIG. 2C is a diagram of one embodiment of the power switch of FIG. 2A including an adjustable slew rate;

FIG. 3A is a diagram of another embodiment of a power switch with reduced conducted or radiated emissions;

FIG. 3B is a diagram of the power switch in FIG. 3A with a protection circuit;

FIG. 3C is a diagram of one embodiment of the power switch of FIG. 3A including an adjustable slew rate; and

FIG. 4 is a flow diagram of a method to reduce conducted or radiated emissions in a power switch.

DETAILED DESCRIPTION OF THE INVENTION

The following detailed description is merely illustrative in nature and is not intended to limit the scope or application of possible embodiments. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary, or the following detailed description.

Various embodiments may be described herein in terms of functional and/or logical block components and various processing steps. It should be appreciated that such block components may be realized by any number of hardware, software, and/or firmware components configured to perform the specified functions. For the sake of brevity, conventional techniques and systems related to semiconductor processing, packaging, and semiconductor devices are not treated in exhaustive detail herein.

As discussed above, conventional power switches are unsatisfactory in a number of respects. With reference to FIG. 1A, for example, power switch 100 includes a transistor 110 having a gate 112, a drain 114, and a source 116. Furthermore, transistor 110 inherently includes a gate-drain capacitor (C.sub.gd) 113 and a gate-source capacitor (C.sub.gs) 115.

Gate 112 is coupled to a current source 122 and a current source 124 via a node 120. In addition, current source 122 is coupled to a voltage source Vcc, and current source 124 is coupled to ground.

Often, power switch 100 includes an inductive load 130 coupled in series with a supply voltage V.sub.dc, wherein inductive load 130 is also coupled to drain 114. Furthermore, power switch 100 includes a diode 140 coupled to a drain node 142 and to a clamp 150, wherein clamp 150 is also coupled to a gate node 102. As shown, clamp 150 is a zener clamp comprising one or more zener diodes 155. In addition, power switch 100 also provides source 116 coupled to ground.

In operation, transistor 110 is switched "on" when current source 122 is switched on (I.sub.on), which causes the gate voltage (V.sub.gate) (i.e., the difference between the voltage potential at gate 112 and the voltage potential at source 116) to begin increasing from zero volts. When V.sub.gate reaches the threshold voltage (V.sub.th) of transistor 110, the drain voltage (V.sub.drain) begins decreasing, and until reaching zero volts, the gate current (I.sub.gate) begins flowing to charge C.sub.gd 113 and C.sub.gs 115, wherein the slew rate of the drain voltage, d(V.sub.drain)/dt, is proportional to I.sub.gate/C.sub.gd. Furthermore, when V.sub.drain reaches zero volts, V.sub.gate begins increasing above V.sub.th, which causes the output current (I.sub.out) to begin flowing through inductive element 130 and transistor 110 via the drain-to-source path.

Transistor 110 is switched "off" by switching off current source 122 and switching "on" current source 124 (I.sub.off). This causes V.sub.gate to begin to decrease. Once V.sub.gate decreases to V.sub.th, V.sub.drain begins increasing as transistor 110 begins to switch off. Inductive element 130 continues to run load current (I.sub.load) by forcing V.sub.drain above the supply voltage (V.sub.dc) until it abruptly reaches its maximum voltage (i.e., the clamp threshold voltage), which holds V.sub.gate at V.sub.th. This allows transistor 110 to run I.sub.load from inductive element 130 until decreasing to zero. When V.sub.drain is above V.sub.dc, the current in inductive element 130 begins to decrease (i.e., V.sub.inductor=L(di/dt)). Notably, when the voltage across inductive element 130 is reversed, the current decreases.

As V.sub.drain approaches the clamp threshold voltage, current in clamp 150 abruptly changes from running zero current to running I.sub.gate. Moreover, as V.sub.drain approaches the maximum voltage, an abrupt change in V.sub.drain occurs at this point (i.e., abruptly changes from increasing in voltage to a substantially constant voltage). As noted above, these abrupt changes in voltage and current are what causes at least some conducted or radiated emissions that have the potential of interfering with other electronic devices.

With reference now to FIG. 2A, one exemplary embodiment of a power switch 200 with reduced conducted and/or radiated emissions is illustrated. Power switch 200, in one embodiment, includes a transistor 210 (e.g., a field effect transistor or the like) having a gate 212, a drain 214 (and inherently a gate-drain capacitor 213), and a source 216 (and inherently a gate-source capacitor 215).

In addition, power switch 200 includes a node 220 coupled to transistor 210 and coupled to current sources 222 and 224, wherein current sources 222 and 224 are substantially the same size so that transistor 210 may be properly switched on and off. Furthermore, power switch 200 includes a drain node 242 coupled to drain 214, an inductive element (e.g., an inductor) 230, and a diode 240. In various exemplary embodiments, inductive element 230 includes induction in the range of about 5 millihenries (mH) to about 100 mH. Furthermore, diode 240 is coupled to a clamp 250 including at least one zener diode 255, wherein clamp 250 is also coupled to a gate node 202. Zener diode 255 may be any zener diode or device known in the art or developed in the future capable of performing functions similar to a zener diode. Moreover, zener diode 255 may include any suitable voltage threshold (V.sub.zth).

In accordance with one exemplary embodiment, clamp 250 includes a resistive element 260 coupled in series with zener diode 255. Resistive element 260, in one embodiment, is a resistor. In addition, various embodiments of switch 200 contemplate that resistive element 260 may be any hardware device capable of adding resistance to clamp 250.

In accordance with one exemplary embodiment, resistive element 260 includes a resistance in the range of about 5 kiloohms (k.OMEGA.) to about 100 k.OMEGA.. Notably, the resistance (R) of resistive element 260 is dependent upon a desired output voltage of clamp 250 and the pull down current of gate 212. In other words, according to the following formula:

V.sub.clamp=V.sub.z+V.sub.gs+V.sub.diode+(I.sub.gate)(R), wherein V.sub.z is the voltage of zener diode(s) 255, V.sub.gs is the gate-source voltage, V.sub.diode is the voltage of diode 240, I.sub.gate is the pull down current supplied by current source 224, and R is the resistance of resistive element 260.

In operation, power switch 200 performs similarly to power switch 100 discussed above. However, the addition of resistive element 260 to clamp 250 reduces conducted or radiated emissions from power switch 200 by increasing the time it takes for V.sub.drain to transition from increasing to reaching its maximum voltage and/or the time it takes I.sub.out to transition from increasing to decreasing. Specifically, power switch 200 allows current to begin running in clamp 250 prior to V.sub.drain reaching the maximum voltage. Moreover, resistive element 260 begins to conduct current when the voltage rises to V.sub.z+V.sub.gs+V.sub.diode. The maximum voltage is reached when V.sub.drain equals V.sub.z+V.sub.gs+V.sub.diode+(I.sub.gate)(R). The abrupt transition of V.sub.drain near the maximum voltage is softened (or rounded) by the addition of resistive element 260, thus reducing the conducted and/or radiated emissions due to this abrupt voltage change. In one exemplary embodiment of the invention, the transition (or slew rate) forms a function similar to a cos.sup.2 function.

FIG. 2B is a diagram of an embodiment of power switch 200 having a protection circuit. In the embodiment illustrated in FIG. 2B, clamp 250 also includes an additional zener diode 258 coupled in parallel with resistive element 260.

Zener diode 258 may be any zener diode or device capable of performing the function of a zener diode known in the art or developed in the future. In one exemplary embodiment, zener diode 258 has a threshold voltage greater than the voltage of resistive element 260 such that damaging excessive current does not flow through resistive element 260 during, for example, a brief electrostatic discharge (ESD) pulse. Moreover, zener diode 258 allows enough I.sub.gate to run through clamp 250 when the output is subjected to a high current and/or high voltage transient event (e.g., an ESD pulse).

FIG. 2C is a diagram of one embodiment of power switch 200 including an adjustable slew rate. In accordance with one exemplary embodiment, power switch 200 further comprises at least one additional current source 226 coupled in parallel with current source 222. Furthermore, a current source switch 227 is coupled to current source 226 such that when switch 227 is "on," additional current is supplied from current supply 226 to transistor 210, and when "off," additional current is not supplied to transistor 210. Furthermore, a current source switch 225 is coupled to current source 222 such that when switch 225 is "on," current supplied from current supply 224 may be switched on/off similar to switch 227. As such, switches 225 and 227 may each be any device known in the art or developed in the future capable of performing such switching functions. As illustrated in FIG. 2C, according to another embodiment, there can be up to N additional current sources and current source switches in parallel with current source 222 and current source switch 225, where N is an integer number selected according to the requirements of a given power switch implementation.

Furthermore, power switch 200 further comprises at least one additional current source 221 coupled in parallel with current source 224. In addition, each of current sources 221 and 224 includes a current source switch 228 and 223, respectively, coupled to it. In one exemplary embodiment, current source 224 is substantially the same size as current source 222, and current source 221 is substantially the same size as current source 226 so that transistor 210 may be properly switched off by current source 224 and/or 221 (utilizing switch 228 and/or 223, respectively) when current is supplied by current source 222 and/or 226 (utilizing switch 225 and/or 227, respectively), respectively. In other words, I.sub.on and I.sub.off are substantially the same amount of current. Notably, switches 228 and 223 may each be any device known in the art or developed in the future capable of performing such switching functions. Furthermore, as illustrated in FIG. 2C, according to another embodiment, there can be up to N additional current sources and current source switches in parallel with current source 224 and current source switch 223, where N is an integer number selected according to the requirements of a given power switch implementation.

In addition, clamp 250 comprises at least one additional resistive element 262 coupled in series with zener diode 255 and resistive element 260. Furthermore, a resistive element switch 261 and a resistive element switch 263 are coupled around resistive elements 260 and 262, respectively, such that when switch 261 is switched "on," current bypasses resistive element 260 and when switch 261 is switched "off," current flows through resistive element 260. Similarly, when switch 263 is switched "on," current bypasses resistive element 262 and when switch 263 is switched "off," current flows through resistive element 262. As such, switches 261 and 263 may each be any device known in the art or developed in the future capable of performing such switching functions. Accordingly, when additional current is supplied by current source 226 (i.e., when switch 227 is "on"), and switches 261 and 263 are "on," power switch 200 can have a different slew rate than the embodiment illustrated above in FIG. 2A. Furthermore, as illustrated in FIG. 2C, according to another embodiment, there can be up to N additional resistive elements (and corresponding resistive element switches) coupled in series with zener diode 255, where N is an integer number selected according to the requirements of a given power switch implementation.

Accordingly, power switch 200, in various embodiments, may include any number of additional current sources (and current source switches) of any size to provide any desired amount of current to transistor 210 (and properly switch off transistor 210), and may also include any number of additional resistive elements (and resistive element switches) to provide any amount of resistance to clamp 250 such that power switch 200 may include any number of desired slew rates. In accordance with one exemplary embodiment, power switch 200 includes three current sources and current source switches (i.e., I.sub.on), three additional current sources and current source switches (i.e., I.sub.off), and three resistive elements and resistive element switches such that power switch 200 includes, for example, a slow, a medium, and a fast slew rate.

With reference now to FIG. 3A, another embodiment of a power switch 300 is illustrated. Power switch 300, in one embodiment includes a transistor 310 having a gate 312, a drain 314 (and inherently a gate-drain capacitor 313), and a source 316 (and inherently a gate-source capacitor 315). In addition, power switch 300 includes a node 320, a gate node 302, and a current source 322 similar to node 220, gate node 202, and current source 222 discussed above, respectively. Furthermore, power switch 300 includes a current source 324 coupled to source, wherein current source 324 is substantially the same size as current source 322 so that transistor 310 may be properly switched on and off.

In addition, power switch 300 includes an inductive element 360 coupled to transistor 310 and a source node 372. In various exemplary embodiments, inductive element 360 includes induction in the range of about 5 mH to about 100 mH. Furthermore, source node 372 is coupled to a diode 370, and diode 370 is coupled to a clamp 380, wherein clamp 380 is also coupled to gate node 302. In one embodiment, clamp 380 is a zener clamp comprising at least one zener diode 385. Moreover, clamp 380, in one embodiment, includes a resistive element 387 coupled in series with zener diode 385.

In accordance with one exemplary embodiment, resistive element 387 includes a resistance in the range of about 5 k.OMEGA. to about 100 km.OMEGA.. Notably, the resistance (R) of resistive element 387 is dependent upon a desired output voltage of clamp 380 and the pull down current of gate 312. In other words, according to the following formula:

V.sub.clamp=V.sub.z+V.sub.gs+V.sub.diode+(I.sub.gate)(R), wherein V.sub.z is the voltage of zener diode(s) 385, V.sub.gs is the gate-source voltage, V.sub.diode is the voltage of diode 370, I.sub.gate is the pull down current supplied by current source 324, and R is the resistance of resistive element 387.

FIG. 3B is a diagram of power switch 300 with a protection circuit. In the embodiment illustrated in FIG. 3B, clamp 380 includes an additional zener diode 389 coupled in parallel with resistive element 387.

Zener diode 389 may be any zener diode or device capable of performing the function of a zener diode known in the art or developed in the future. In one exemplary embodiment, zener diode 389 includes a threshold voltage greater than the voltage of resistive element 387 such that damaging excessive current does not flow through resistive element 387 during, for example, a brief electrostatic discharge (ESD) pulse. Moreover, zener diode 389 allows enough I.sub.gate to run through clamp 380 when the output is subjected to a high current and/or high voltage transient event (e.g., an ESD pulse).

FIG. 3C is a diagram of one embodiment of power switch 300 including an adjustable slew rate. In accordance with one exemplary embodiment, power switch 300 further comprises at least one additional current source 326 coupled in parallel with current source 322. Furthermore, a current source switch 327 is coupled to current source 326 such that when switch 327 is "on," additional current supplied from current supply 326 may be provided to transistor 310, and when "off," additional current is not supplied to transistor 310. Furthermore, a current source switch 325 is coupled to current source 322 such that when switch 325 is "on," current supplied from current supply 322 may be switched on/off similar to switch 327. As such, switches 325 and 327 may each be any device known in the art or developed in the future capable of performing such switching functions. As illustrated in FIG. 3C, according to another embodiment, there can be up to N additional current sources and current source switches in parallel with current source 322 and current source switch 325, where N is an integer number selected according to the requirements of a given power switch implementation.

In addition, power switch 300 further comprises at least one additional current source 321 coupled in parallel with current source 324. In addition, each of current sources 321 and 324 includes a current source switch 328 and 323, respectively, coupled to it. In one exemplary embodiment, current source 324 is substantially the same size as current source 322, and current source 321 is substantially the same size as current source 326 such that transistor 310 may be properly switched off by current source 324 and/or 321 (utilizing switch 328 and/or 323, respectively) when current is supplied by current source 322 and/or 326 (utilizing switch 325 and/or 327, respectively), respectively. In other words, I.sub.on and I.sub.off are substantially the same amount of current. Notably, switches 328 and 323 may each be any device known in the art or developed in the future capable of performing such switching functions. Furthermore, as illustrated in FIG. 3C, according to another embodiment, there can be up to N additional current sources and current source switches in parallel with current source 324 and current source switch 323, where N is an integer number selected according to the requirements of a given power switch implementation.

Furthermore, clamp 380 comprises at least one additional resistive element 390 coupled in series with zener diode 385 and resistive element 387. Furthermore, a resistive element switch 386 and a resistive element switch 391 are coupled around resistive elements 387 and 390, respectively, such that when switch 386 is switched "on," current bypasses resistive element 387 and when switch 386 is switched off," current flows through resistive element 387. Similarly, when switch 391 is switched "on," current bypasses resistive element 390 and when switch 391 is switched off," current flows through resistive element 390. Accordingly, when additional current is supplied by current source 326 (i.e., when switch 327 is "on"), and switches 386 and 391 are "on," power switch 300 can have a different slew rate than the embodiment illustrated above in FIG. 3A. As such, switches 386 and 391 may each be any device known in the art or developed in the future capable of performing such switching functions. Furthermore, as illustrated in FIG. 3C, according to another embodiment, there can be up to N additional resistive elements (and corresponding resistive element switches) coupled in series with zener diode 385, where N is an integer number selected according to the requirements of a given power switch implementation.

Accordingly, power switch 300, in various embodiments, may include any number of additional current sources (and current source switches) of any size to provide any desired amount of current to transistor 310 (and properly switch off transistor 310), and may also include any number of additional resistive elements (and resistive element switches) to provide any amount of resistance to clamp 380 such that power switch 300 may include any number of desired slew rates. In accordance with one exemplary embodiment, power switch 300 includes three current sources and current source switches (i.e., I.sub.on), three additional current sources and current source switches (i.e., I.sub.off), and three resistive elements and resistive element switches such that power switch 300 includes, for example, a slow, a medium, and a fast slew rate.

FIG. 4 is a flow diagram of a method 400 to reduce conducted or radiated emissions in, for example, a power switch (e.g., power switches 200 or 300). In accordance with one exemplary embodiment, method 400 initiates by determining a desired output of a transistor (e.g., transistors 210 or 310) of the power switch (block 410), and identifying a desired slew rate for the power switch (block 420).

Next, method 400 includes adjusting the slew rate of the power switch (block 430). In one exemplary embodiment, adjusting the slew rate comprises manipulating the input current to the transistor from one or more current sources (e.g., current sources 224, 226, 324, or 326) (block 440) and/or manipulating a voltage of a clamp (e.g., clamps 250 or 380) coupled to the transistor (block 450), wherein manipulating the input current comprises switching on or off one or more current sources to increase or decrease the amount of current supplied to the transistor (block 445), and manipulating the voltage includes switching on or off one or more resistive elements in the clamp to increase or decrease the amount of voltage in the clamp (block 455).

In addition, method 400 includes repeating blocks 420 through 455 for a different slew rate (block 460). In one exemplary embodiment, the different slew rate is a faster slew rate (block 464), whereas in another embodiment the different slew rate is a slower slew rate (block 468).

In summary, apparatus to modify a slew rate during inductive flyback is disclosed. In one embodiment, the apparatus comprises a transistor including a gate, a source, and a drain, wherein an inductive load is coupled to the drain. Furthermore, the apparatus includes a plurality of current sources coupled to the gate, wherein a first current source switches on the transistor, and a second current source switches off the transistor. In addition, the apparatus includes a clamp coupled to the gate and to the drain, the clamp comprising a first resistive element to increase a voltage of the clamp when current flows through the clamp, wherein the increased voltage causes the apparatus to include a different slew rate.

In accordance with one embodiment, the clamp comprises a first zener diode and the first zener diode is coupled in series with the first resistive element. In another embodiment, the clamp includes a pre-determined voltage to decrease the slew rate of the apparatus. In yet another embodiment, the pre-determined voltage is determined by at least one of a pre-determined voltage of the at least one zener diode, a pre-determined current of the first current source multiplied by a pre-determined resistance of the first resistive element, and a pre-determined voltage across the gate and source. Moreover, the pre-determined resistance, in an exemplary embodiment, is determined by at least one of a desired voltage output of the transistor and a desired gate pull down current. The clamp, in another embodiment of the apparatus, further comprises a second zener diode coupled in parallel with the first resistive element.

The apparatus, in another exemplary embodiment, further comprises a third current source coupled to the gate and coupled in parallel with the first current source, and a first switch coupled between the third current source and the gate, wherein the first switch switches on/off the third current source. In yet another embodiment, the clamp further comprises a second resistive element coupled in series with the first resistive element, and a second switch coupled to the clamp, wherein a first side of the second switch of coupled on one side of the second resistive element and a second side of the second switch is coupled to an opposite side of the second resistive element such that when the second switch is open current does not flow through the second resistive element and when the second switch is closed current flows through the second resistive element.

In addition, the disclosure also discusses a second apparatus to modify a slew rate during inductive flyback. In one embodiment, the second apparatus comprises a transistor including a gate, a source, and a drain, wherein an inductive load is coupled to the source. In one embodiment, the apparatus includes a plurality of current sources coupled to the gate, wherein a first current source switches on the transistor and a second current source switches off the transistor. In addition, the apparatus includes a clamp coupled to the gate and to ground, the clamp comprising a first resistive element to increase a voltage of the clamp when current flows through the clamp, wherein the increased voltage causes the apparatus to include a different slew rate.

In accordance with one embodiment, the clamp comprises a first zener diode and the first zener diode is coupled in series with the first resistive element. In another embodiment, the clamp includes a pre-determined voltage to decrease the slew rate of the apparatus. In yet another embodiment, the pre-determined voltage is determined by at least one of a pre-determined voltage of the at least one zener diode, a pre-determined current of the first current source multiplied by a pre-determined resistance of the first resistive element, and a pre-determined voltage across the gate and source. Moreover, the pre-determined resistance, in an exemplary embodiment, is determined by at least one of a desired voltage output of the transistor and a desired gate pull down current. The clamp, in another embodiment of the apparatus, further comprises a second zener diode coupled in parallel with the first resistive element.

The apparatus, in another exemplary embodiment, further comprises a third current source coupled to the gate and coupled in parallel with the first current source, and a first switch coupled between the third current source and the gate, wherein the first switch switches on/off the third current source. In yet another embodiment, the clamp further comprises a second resistive element coupled in series with the first resistive element, and a second switch coupled to the clamp, wherein a first side of the second switch of coupled on one side of the second resistive element and a second side of the second switch is coupled to an opposite side of the second resistive element such that when the second switch is open current does not flow through the second resistive element and when the second switch is closed current flows through the second resistive element.

In addition, the disclosure discusses a method to modify a slew rate during inductive flyback. In one embodiment, the method comprises identifying a desired slew rate for a power transistor, the power transistor comprising a transistor and at least one current source to provide an amount of input current to the transistor, an inductive load, and a clamp coupled to the transistor, wherein the clamp includes at least one zener diode coupled in series with at least one resistive element, and adjusting a voltage of the clamp to attain the desired slew rate. In accordance with one exemplary embodiment, adjusting the voltage comprises one of adding resistance to the clamp and subtracting resistance from the clamp.

In another exemplary embodiment, the method further comprises adjusting the amount of input current provided to the transistor. In accordance with one embodiment, adjusting the amount of input current comprises one of adding and subtracting input current from at least one additional current source.

While at least one example embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the example embodiment or embodiments described herein are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the described embodiment or embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope of the invention as set forth in the appended claims and the legal equivalents thereof.

*


Free Web Sudoku Puzzles.
Solve with your browser.
              9  
  4 3   7   1    
    2 5   4      
6       3     1  
4     1   9     8
  2     4       9
      8   2 3    
    6   5   7 8  
  3              
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!