Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Modulation circuit with integrated microelectro-mechanical system (MEMS) components
Patent Number: 7,417,511 Issued on 08/26/2008 to Menke

Title: Direct digital interpolative synthesis
Patent Number: 7,417,510 Issued on 08/26/2008 to Huang

Title: Spread spectrum modulation of a clock signal for reduction of electromagnetic interference
Patent Number: 7,417,509 Issued on 08/26/2008 to Kultgen

Title: Multiple RF path amplifiers
Patent Number: 7,417,508 Issued on 08/26/2008 to Quaglietta

Title: Bias circuit for power amplifier having a low degradation in distortion characteristics
Patent Number: 7,417,507 Issued on 08/26/2008 to Yamamoto,   et al.

Title: Amplifier having switchable negative feedback
Patent Number: 7,417,506 Issued on 08/26/2008 to Klein,   et al.

Title: CMOS amplifiers with frequency compensating capacitors
Patent Number: 7,417,505 Issued on 08/26/2008 to Forbes,   et al.

Title: Startup and shutdown click noise elimination for class D amplifier
Patent Number: 7,417,504 Issued on 08/26/2008 to Strydom,   et al.

Title: Method for high efficiency audio amplifier
Patent Number: 7,417,503 Issued on 08/26/2008 to Xu,   et al.

Title: Selectable power supply for audio amplifier
Patent Number: 7,417,502 Issued on 08/26/2008 to Cochrane

Title: Variable inductor, oscillator including the variable inductor and radio terminal comprising this oscillator, and amplifier including the variable inductor and radio terminal comprising this am
Patent Number: 7,417,501 Issued on 08/26/2008 to Fujimoto,   et al.

Title: Control of an adjustable gain amplifier
Patent Number: 7,417,500 Issued on 08/26/2008 to Arnott

Title: Gain controlled amplifier and cascoded gain controlled amplifier based on the same
Patent Number: 7,417,499 Issued on 08/26/2008 to Moon,   et al.

Title: Amplifier with feedback bridge
Patent Number: 7,417,498 Issued on 08/26/2008 to Wiegner,   et al.

Title: PWM modulator and class-D amplifier having the same
Patent Number: 7,417,497 Issued on 08/26/2008 to Lee

Title: Demodulator circuit of RFID system
Patent Number: 7,417,496 Issued on 08/26/2008 to Kang,   et al.

Title: Reconfigurable frequency filter
Patent Number: 7,417,495 Issued on 08/26/2008 to Li

Title: Voltage generator in a flash memory device
Patent Number: 7,417,493 Issued on 08/26/2008 to Lee

Title: Internal voltage generator of semiconductor integrated circuit
Patent Number: 7,417,490 Issued on 08/26/2008 to Kim

Title: Regulation circuit for inductive charge pump
Patent Number: 7,417,488 Issued on 08/26/2008 to Ahmed,   et al.

Title: Overheat detecting circuit
Patent Number: 7,417,487 Issued on 08/26/2008 to Mori

Title: Voltage-current conversion circuit, amplifier, mixer circuit, and mobile appliance using the circuit
Patent Number: 7,417,486 Issued on 08/26/2008 to Koutani,   et al.

Title: Differential energy difference integrator
Patent Number: 7,417,485 Issued on 08/26/2008 to Vecera

Title: Level shifter with boost and attenuation programming
Patent Number: 7,417,484 Issued on 08/26/2008 to Voo

Title: Wide-band wide-swing CMOS gain enhancement technique and method therefor
Patent Number: 7,417,483 Issued on 08/26/2008 to Wong,   et al.

Title: Adaptive voltage scaling for an electronics device
Patent Number: 7,417,482 Issued on 08/26/2008 to Elgebaly,   et al.

Title: Controlling signal states and leakage current during a sleep mode
Patent Number: 7,417,481 Issued on 08/26/2008 to Ahsanullah,   et al.

Title: Duty cycle correction circuit whose operation is largely independent of operating voltage and process
Patent Number: 7,417,480 Issued on 08/26/2008 to Boerstler,   et al.

Title: Duty detection circuit and method for controlling the same
Patent Number: 7,417,479 Issued on 08/26/2008 to Kitayama

Title: Delay line circuit
Patent Number: 7,417,478 Issued on 08/26/2008 to Kim,   et al.

Title: Power-on-reset circuit with output reset to ground voltage during power off
Patent Number: 7,417,476 Issued on 08/26/2008 to Hung

Title: Circuit and method for generating power up signal
Patent Number: 7,417,475 Issued on 08/26/2008 to Byeon,   et al.

Title: Clock frequency division methods and circuits
Patent Number: 7,417,474 Issued on 08/26/2008 to Jamal

Title: Multi-channel integrated circuit
Patent Number: 7,417,472 Issued on 08/26/2008 to Tumer,   et al.

Title: Voltage comparator having hysteresis characteristics
Patent Number: 7,417,471 Issued on 08/26/2008 to Gong,   et al.

Title: Phase frequency detector with a novel D flip flop
Patent Number: 7,417,470 Issued on 08/26/2008 to Riley

Title: Compensation for leakage current from dynamic storage node variation by the utilization of an automatic self-adaptive keeper
Patent Number: 7,417,469 Issued on 08/26/2008 to Cheng,   et al.

Title: Dynamic and differential CMOS logic with signal-independent power consumption to withstand differential power analysis
Patent Number: 7,417,468 Issued on 08/26/2008 to Verbauwhede,   et al.

Title: Flip-flop circuit and frequency divider using the flip-flop circuit
Patent Number: 7,417,466 Issued on 08/26/2008 to Akahori

Title: N-domino output latch
Patent Number: 7,417,465 Issued on 08/26/2008 to Lundberg,   et al.

Title: Bi-directional signal transmission system
Patent Number: 7,417,464 Issued on 08/26/2008 to Crawford

Title: Wireline transmission circuit
Patent Number: 7,417,463 Issued on 08/26/2008 to Danesh,   et al.

Title: Variable external interface circuitry on programmable logic device integrated circuits
Patent Number: 7,417,462 Issued on 08/26/2008 to Wong,   et al.

Title: Multi-standard transmitter
Patent Number: 7,417,460 Issued on 08/26/2008 to De Laurentiis,   et al.

Title: On-die offset reference circuit block
Patent Number: 7,417,459 Issued on 08/26/2008 to Wilson,   et al.

Title: Gate driving circuit and display apparatus having the same
Patent Number: 7,417,458 Issued on 08/26/2008 to Ahn,   et al.

Title: Scalable non-blocking switching network for programmable logic
Patent Number: 7,417,457 Issued on 08/26/2008 to Pani,   et al.

Title: Dedicated logic cells employing sequential logic and control logic functions
Patent Number: 7,417,456 Issued on 08/26/2008 to Verma,   et al.

Title: Programmable function generator and method operating as combinational, sequential and routing cells
Patent Number: 7,417,455 Issued on 08/26/2008 to Verma,   et al.

Title: Low-swing interconnections for field programmable gate arrays
Patent Number: 7,417,454 Issued on 08/26/2008 to Rahman,   et al.

Title: System and method for dynamically executing a function in a programmable logic array
Patent Number: 7,417,453 Issued on 08/26/2008 to Goodnow,   et al.

Title: Techniques for providing adjustable on-chip termination impedance
Patent Number: 7,417,452 Issued on 08/26/2008 to Wang,   et al.

Title: Leakage power management with NDR isolation devices
Patent Number: 7,417,451 Issued on 08/26/2008 to Kawa

Title: Testing combinational logic die with bidirectional TDI-TMS/TDO chanel circuit
Patent Number: 7,417,450 Issued on 08/26/2008 to Whetsel

Title: Wafer stage storage structure speed testing
Patent Number: 7,417,449 Issued on 08/26/2008 to Posey,   et al.

Title: System to calibrate on-die temperature sensor
Patent Number: 7,417,448 Issued on 08/26/2008 to Lim,   et al.

Title: Probe cards employing probes having retaining portions for potting in a retention arrangement
Patent Number: 7,417,447 Issued on 08/26/2008 to Kister

Title: Probe for combined signals
Patent Number: 7,417,446 Issued on 08/26/2008 to Hayden,   et al.

Title: Probing method and prober for measuring electrical characteristics of circuit devices
Patent Number: 7,417,445 Issued on 08/26/2008 to Sakagawa,   et al.

Title: Method and apparatus for inspecting integrated circuit pattern
Patent Number: 7,417,444 Issued on 08/26/2008 to Shinada,   et al.

Title: Determination of effective resistance between a power sourcing equipment and a powered device
Patent Number: 7,417,443 Issued on 08/26/2008 to Admon,   et al.

Title: Method and apparatus for testing tunnel magnetoresistive effect element, manufacturing method of tunnel magnetoresistive effect element and tunnel magnetoresistive effect element
Patent Number: 7,417,442 Issued on 08/26/2008 to Hachisuka,   et al.

Title: Methods and systems for guarding a charge transfer capacitance sensor for proximity detection
Patent Number: 7,417,441 Issued on 08/26/2008 to Reynolds

Title: Methods and systems for the rapid detection of concealed objects
Patent Number: 7,417,440 Issued on 08/26/2008 to Peschmann,   et al.

Title: Impedance conversion circuit and integrated circuit including thereof
Patent Number: 7,417,439 Issued on 08/26/2008 to Hirabayashi,   et al.

Title: Battery voltage measurement apparatus
Patent Number: 7,417,438 Issued on 08/26/2008 to Miyamoto

Title: Vehicle battery testing assembly
Patent Number: 7,417,437 Issued on 08/26/2008 to Torres

Title: Selectable tap induction coil
Patent Number: 7,417,436 Issued on 08/26/2008 to Chesser,   et al.

Title: Method for generating a homogeneous magnetization in a spatial examination volume of a magnetic resonance installation
Patent Number: 7,417,435 Issued on 08/26/2008 to Diehl

Title: Magnetic resonance imaging system with iron-assisted magnetic field gradient system
Patent Number: 7,417,434 Issued on 08/26/2008 to Overweg

Title: Method, examination apparatus and antenna array for magnetic resonance data acquisition
Patent Number: 7,417,433 Issued on 08/26/2008 to Heid,   et al.

Title: Asymmetric ultra-short gradient coil for magnetic resonance imaging system
Patent Number: 7,417,432 Issued on 08/26/2008 to Overweg

Title: Coil array for magnetic resonance imaging with reduced coupling between adjacent coils
Patent Number: 7,417,431 Issued on 08/26/2008 to Lanz,   et al.

Title: Continuous moving-table MRI contrast manipulation and/or update of scanning parameters
Patent Number: 7,417,430 Issued on 08/26/2008 to Aldefeld,   et al.

Title: Moving table MRI with subsampling in parallel
Patent Number: 7,417,429 Issued on 08/26/2008 to Fuderer,   et al.

Stacked microfeature devices and associated methods Number:7,071,421 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Stacked microfeature devices and associated methods

Abstract: Stacked microfeature devices and associated methods of manufacture are disclosed. A package in accordance with one embodiment includes first and second microfeature devices having corresponding first and second bond pad surfaces that face toward each other. First bond pads can be positioned at least proximate to the first bond pad surface and second bond pads can be positioned at least proximate to the second bond pad surface. A package connection site can provide electrical communication between the first microfeature device and components external to the package. A wirebond can be coupled between at least one of the first bond pads and the package connection site, and an electrically conductive link can be coupled between the first microfeature device and at least one of the second bond pads of the second microfeature device. Accordingly, the first microfeature device can form a portion of an electrical link to the second microfeature device.

Patent Number: 7,071,421 Issued on 07/04/2006 to Heng,   et al.


Inventors: Heng; Mung Suan (Singapore, SG); Tan; Kok Chua (Singapore, SG); Leong; Vince Chan Seng (Singapore, SG); Johnson; Mark S. (Boise, ID)
Assignee: Micron Technology, Inc. (Boise, ID)
Appl. No.: 651912
Filed: August 29, 2003


Current U.S. Class: 174/260 ; 257/777; 257/784; 29/840; 29/843; 438/109
Current International Class: H05K 7/06 (20060101); H01L 23/488 (20060101); H01L 23/49 (20060101)


References Cited [Referenced By]

U.S. Patent Documents
5128831 July 1992 Fox, III et al.
5145099 September 1992 Wood et al.
5252857 October 1993 Kane et al.
5518957 May 1996 Kim
5677566 October 1997 King et al.
5826628 October 1998 Hamilton
5879965 March 1999 Jiang et al.
5883426 March 1999 Tokuno et al.
5925930 July 1999 Farnworth et al.
5933713 August 1999 Farnworth
5946553 August 1999 Wood et al.
5986209 November 1999 Tandy
5990566 November 1999 Farnworth et al.
RE36469 December 1999 Wood et al.
6020624 February 2000 Wood et al.
6020629 February 2000 Farnworth et al.
6028365 February 2000 Akram et al.
6048744 April 2000 Corisis et al.
6048755 April 2000 Jiang et al.
6051878 April 2000 Akram et al.
6072233 June 2000 Corisis et al.
6072236 June 2000 Akram et al.
6081429 June 2000 Barrett
6097087 August 2000 Farnworth et al.
6103547 August 2000 Corisis et al.
6107122 August 2000 Wood et al.
6130474 October 2000 Corisis
6133068 October 2000 Kinsman
6133622 October 2000 Corisis et al.
6148509 November 2000 Schoenfeld et al.
6150710 November 2000 Corisis
6153924 November 2000 Kinsman
6159764 December 2000 Kinsman et al.
6175149 January 2001 Akram
6212767 April 2001 Tandy
6225689 May 2001 Moden et al.
6228548 May 2001 King et al.
6229202 May 2001 Corisis
6235554 May 2001 Akram et al.
6239489 May 2001 Jiang
6246108 June 2001 Corisis et al.
6246110 June 2001 Kinsman et al.
6258623 July 2001 Moden et al.
6258624 July 2001 Corisis
6261865 July 2001 Akram
6271580 August 2001 Corisis
6281577 August 2001 Oppermann et al.
6284571 September 2001 Corisis et al.
6291894 September 2001 Farnworth et al.
6294839 September 2001 Mess et al.
6297547 October 2001 Akram
6303981 October 2001 Moden
6303985 October 2001 Larson et al.
6310390 October 2001 Moden
6329222 December 2001 Corisis et al.
6329705 December 2001 Ahmad
6331448 December 2001 Ahmad
6344976 February 2002 Schoenfeld et al.
6413797 July 2002 Oka et al.
6420787 July 2002 Kobayashi et al.
6429528 August 2002 King et al.
6522015 February 2003 Glenn et al.
6548376 April 2003 Jiang
6548757 April 2003 Russell et al.
6552910 April 2003 Moon et al.
6555917 April 2003 Heo
6560117 May 2003 Moon
6607937 August 2003 Corisis
6670702 December 2003 Corisis et al.
6847105 January 2005 Koopmans
2001/0000013 March 2001 Lin
2002/0167079 November 2002 Pu et al.
2003/0089998 May 2003 Chan et al.
2003/0111716 June 2003 Ano
2003/0160311 August 2003 Ismall et al.

Other References

Search Report and Written Opinion for Singapore Application No. 200305589-4, Australian Patent Office, Apr. 8, 2005. cited by other.

Primary Examiner: Vigushin; John B.
Attorney, Agent or Firm: Perkins Coie LLP

Claims



We claim:

1. A microfeature device package, comprising: a first microfeature device having a first bond pad surface with a plurality of first bond pads positioned at least proximate to the first bond pad surface; a second microfeature device having a second bond pad surface with a plurality of second bond pads positioned at least proximate to the second bond pad surface, the second bond pad surface facing toward the first bond pad surface; a package connection site positioned to provide electrical communication between the first microfeature device and devices external to the device package; a wirebond coupled between at least one of the first bond pads and the package connection site; and an electrically conductive link coupled between the first microfeature device and at least one of the second bond pads of the second microfeature device, the electrically conductive link including an intermediate bond pad and a volume of solder disposed between the intermediate bond pad and the at least one second bond pad.

2. The package of claim 1 wherein the wirebond is one of a plurality of wirebonds, and wherein all the wirebonds of the package are connected directly to the first microfeature device.

3. The package of claim 1, further comprising an encapsulant disposed adjacent to the first and second microfeature device packages.

4. The package of claim 1 wherein the intermediate bond pad is carried by the first microfeature device and electrically coupled to the at least one first bond pad, and wherein the electrically conductive link is connected between the intermediate bond pad and the at least one second bond pad of the second microfeature device.

5. The package of claim 1 wherein the intermediate bond pad is carried by the first microfeature device and electrically isolated from the at least one first bond pad, and wherein the electrically conductive link is connected between the intermediate bond pad and the at least one second bond pad of the second microfeature device.

6. The package of claim 1 wherein the first and second microfeature devices have generally similar footprints and wherein an arrangement of the plurality of first bond pads is at least generally similar to an arrangement of the plurality of second bond pads.

7. The package of claim 1 wherein the wirebond includes a first wirebond, and wherein the package connection site includes a first package connection site, and wherein the package further comprises: a second package connection site; and a second wirebond connected between the electrically conductive link and the second package connection site.

8. The package of claim 1 wherein the electrically conductive link includes a volume of gold.

9. A microfeature device package, comprising: a first microfeature device having a first bond pad surface with a plurality of first bond pads positioned at least proximate to the first bond pad surface; a second microfeature device having a second bond pad surface with a plurality of second bond pads positioned at least proximate to the second bond pad surface, the second bond pad surface facing toward the first bond pad surface; a package connection site positioned to provide electrical communication between the first microfeature device and components external to the device package; a wirebond coupled between at least one of the first bond pads and the package connection site; and an electrically conductive link coupled between the at least one first bond pad of the first microfeature device and at least one second bond pad of the second microfeature device wherein the electrically conductive link includes an intermediate bond pad electrically coupled to the at least one first bond pad, and a volume of solder disposed between the intermediate bond pad and the at least one second bond pad.

10. The package of claim 9 wherein the electrically conductive link includes a volume of gold.

11. The package of claim 9 wherein the first and second microfeature devices have generally similar footprints and wherein an arrangement of the plurality of first bond pads is at least generally similar to an arrangement of the plurality of second bond pads.

12. The package of claim 9 wherein the first and second microfeature devices are generally identical, and wherein the at least one first bond pad is electrically coupled to a first intermediate bond pad of the first microfeature device, and wherein the at least one second bond pad is electrically coupled to a second intermediate bond pad of the second microfeature device, and wherein the electrically conductive link includes a volume of solder disposed between the first intermediate bond pad and the at least one second bond pad.

13. The package of claim 9 wherein the package connection site includes a common package connection site electrically coupled to both the first and second microfeature devices, and wherein the package further comprises: a first package connection site electrically coupled to another of the first bond pads; and a second package connection site electrically coupled to another of the second bond pads, with the first and second connection sites electrically decoupled from each other within the package.

14. A microfeature device package, comprising: a first microfeature device having a first bond pad surface with a plurality of first bond pads and a plurality of intermediate bond pads positioned at least proximate to the first bond pad surface; a second microfeature device having a second bond pad surface with a plurality of second bond pads positioned at least proximate to the second bond pad surface, the second bond pad surface facing toward the first bond pad surface; a first package connection site positioned to provide electrical communication between the first microfeature device and components external to the device package; a first wirebond coupled between at least one of the first bond pads and the first package connection site; a second package connection site positioned to provide electrical communication between the second microfeature device and devices external to the device package; a second wirebond coupled between at least one of the intermediate bond pads and the second package connection site; and an electrically conductive link coupled between the at least one intermediate bond pad and at least one of the second bond pads of the second microfeature device, the electrically conductive link including a volume of solder disposed between the at least one intermediate bond pad and the at least one second bond pad.

15. The package of claim 14 wherein the electrically conductive link includes a volume of gold.

16. The package of claim 14 wherein the second microfeature device has a footprint that is larger than a footprint of the first microfeature device package.

17. The package of claim 14 wherein no wirebonds of the package are connected directly to the second microfeature device.

18. The package of claim 14 wherein the at least one intermediate bond pad includes a first intermediate bond pad, and wherein the second microfeature device has a second intermediate bond pad electrically coupled to the at least one second bond pad, further wherein the electrically conductive link is disposed between the first and second intermediate bond pads.

19. A method for forming a microfeature device package, comprising: positioning a first microfeature device at least proximate to a second microfeature device, the first microfeature device having a first bond pad surface with a plurality of first bond pads at least proximate to the first bond pad surface, the second microfeature device having a second bond pad surface with a plurality of second bond pads at least proximate to the second bond pad surface, the first bond pad surface facing toward the second bond pad surface; coupling a wirebond between at least one of the first bond pads and a package connection site, the package connection site being positioned to provide electrical communication between the first microfeature device and components external to the device package; and coupling an electrically conductive link between the first microfeature device and at least one of the second bond pads of the second microfeature device by disposing a volume of solder between the at least one second bond pad and an intermediate bond pad electrically coupled to the at least one first bond pad.

20. The method of claim 19 wherein the wirebond is one of a plurality of wirebonds, and wherein the method further comprises connecting all the wirebonds of the package directly to the first microfeature device.

21. The method of claim 19, further comprising disposing an encapsulant adjacent to the first and second microfeature device packages.

22. The method of claim 19 wherein the intermediate bond pad is carried by the first microfeature device and electrically coupled to the at least one first bond pad, and wherein coupling an electrically conductive link between the first microfeature device and the at least one second bond pad includes coupling the electrically conductive link between the intermediate bond pad and the at least one second bond pad.

23. The method of claim 19 wherein intermediate bond pad is carried by the first microfeature device and electrically isolated from the at least one first bond pad, and wherein coupling an electrically conductive link includes coupling an electrically conductive link between the intermediate bond pad and the at least one second bond pad of the second microfeature device.

24. The method of claim 19 wherein positioning a first microfeature device includes positioning a first microfeature device having a first footprint and a first arrangement of bond pads, with the first footprint being generally similar to a second footprint of the second microfeature device and with the first arrangement being at least generally similar to a second arrangement of the plurality of second bond pads.

25. The method of claim 19 wherein coupling an electrically conductive link includes coupling a wirebond.

26. The method of claim 19 wherein coupling an electrically conductive link includes coupling a volume of solder.

27. A method for forming a microfeature device package, comprising: positioning a first microfeature device at least proximate to a second microfeature device, the first microfeature device having a first bond pad surface with a plurality of first bond pads at least proximate to the first bond pad surface, the second microfeature device having a second bond pad surface with a plurality of second bond pads at least proximate to the second bond pad surface, the first bond pad surface facing toward the second bond pad surface; coupling a wirebond between at least one of the first bond pads and a package connection site, the package connection site being positioned to provide electrical communication between the first microfeature device and devices external to the device package; and coupling an electrically conductive link between the at least one first bond pad of the first microfeature device and at least one second bond pad of the second microfeature device, wherein coupling an electrically conductive link includes disposing a volume of solder between the at least one second bond pad and an intermediate bond pad electrically coupled to the at least one first bond pad.

28. The method of claim 27 wherein coupling an electrically conductive link includes coupling a volume of solder.

29. The method of claim 27 wherein positioning a first microfeature device at least proximate to a second microfeature device includes positioning a first microfeature device having a first footprint generally similar to a second footprint of the second microfeature device and having an arrangement of the plurality of first bond pads at least generally similar to an arrangement of the plurality of second bond pads.

30. The method of claim 27 wherein the first and second microfeature devices are generally identical, and wherein the at least one first bond pad is electrically coupled to a first intermediate bond pad of the first microfeature device, and wherein the at least one second bond pad is electrically coupled to a second intermediate bond pad of the second microfeature device, and wherein coupling an electrically conductive link includes disposing a volume of solder between the first intermediate bond pad and the at least one second bond pad.

31. The method of claim 27 wherein the package connection site includes a common package connection site electrically coupled to both the first and second microfeature devices, and wherein the package further comprises: electrically coupling a first package connection site to another of the first bond pads; and electrically coupling a second package connection site to another of the second bond pads, with the first and second connection sites electrically decoupled from each other within the package.

32. A method for forming a microfeature device package, comprising: positioning a first microfeature device at least proximate to a second microfeature device, the first microfeature device having a first bond pad surface with a plurality of first bond pads at least proximate to the first bond pad surface and a plurality of intermediate bond pads positioned, the second microfeature device having a second bond pad surface with a plurality of second bond pads at least proximate to the second bond pad surface, the first bond pad surface facing toward the second bond pad surface; coupling a first wirebond between at least one of the first bond pads and a first package connection site, the first package connection site being positioned to provide electrical communication between the first microfeature device and devices external to the device package; coupling a second wirebond between at least one of the intermediate bond pads and a second package connection site, the second package connection site being positioned to provide electrical communication between the second microfeature device and devices external to the device package; and coupling an electrically conductive link between the at least one intermediate bond pad and at least one of the second bond pads of the second microfeature device, wherein coupling an electrically conductive link includes disposing a volume of solder between the at least one second bond pad and the at least one intermediate bond pad electrically coupled to the at least one first bond pad.

33. The method of claim 32 wherein coupling an electrically conductive link includes coupling a volume of gold.

34. The method of claim 32 wherein positioning a first microfeature device proximate to a second microfeature device includes positioning a first microfeature device having a footprint that is smaller than a footprint of the second microfeature device.

35. The method of claim 33, further comprising coupling no wirebonds of the package directly to the second microfeature device.

36. The method of claim 33 wherein the at least one intermediate bond pad includes a first intermediate bond pad, and wherein the second microfeature device has a second intermediate bond pad electrically coupled to the at least one second bond pad, further wherein coupling an electrically conductive link includes disposing the electrically conductive link between the first and second intermediate bond pads.

37. A microfeature device package, comprising: a first microfeature device having a first bond pad surface with a plurality of first bond pads positioned at least proximate to the first bond pad surface; a second microfeature device having a second bond pad surface with a plurality of second bond pads positioned at least proximate to the second bond pad surface, the second bond pad surface facing toward the first bond pad surface; a package connection site positioned to provide electrical communication between the first microfeature device and components external to the device package, the package connection site including a common package connection site electrically coupled to both the first and second microfeature devices; a wirebond coupled between at least one of the first bond pads and the package connection site; an electrically conductive link coupled between the at least one first bond pad of the first microfeature device and at least one second bond pad of the second microfeature device; a first package connection site electrically coupled to another of the first bond pads; and a second package connection site electrically coupled to another of the second bond pads, with the first and second connection sites electrically decoupled from each other within the package.

38. A microfeature device package, comprising: a first microfeature device having a first bond pad surface with a plurality of first bond pads and a first intermediate bond pad positioned at least proximate to the first bond pad surface; a second microfeature device having a second bond pad surface with a plurality of second bond pads and a second intermediate bond pad electrically coupled to at least one second bond pad positioned at least proximate to the second bond pad surface, the second bond pad surface facing toward the first bond pad surface; a first package connection site positioned to provide electrical communication between the first microfeature device and components external to the device package; a first wirebond coupled between at least one of the first bond pads and the first package connection site; a second package connection site positioned to provide electrical communication between the second microfeature device and devices external to the device package; a second wirebond coupled between the first intermediate bond pad and the second package connection site; and an electrically conductive link disposed between the first and second intermediate bond pads.

39. A method for forming a microfeature device package, comprising: positioning a first microfeature device at least proximate to a second microfeature device, the first microfeature device having a first bond pad surface with a plurality of first bond pads at least proximate to the first bond pad surface, the second microfeature device having a second bond pad surface with a plurality of second bond pads at least proximate to the second bond pad surface, the first bond pad surface facing toward the second bond pad surface; coupling a wirebond between at least one of the first bond pads and a package connection site, the package connection site being positioned to provide electrical communication between the first microfeature device and devices external to the device package and including a common package connection site electrically coupled to both the first and second microfeature devices; coupling an electrically conductive link between the at least one first bond pad of the first microfeature device and at least one second bond pad of the second microfeature device; electrically coupling a first package connection site to another of the first bond pads; and electrically coupling a second package connection site to another of the second bond pads, with the first and second connection sites electrically decoupled from each other within the package.

40. A method for forming a microfeature device package, comprising: positioning a first microfeature device at least proximate to a second microfeature device, the first microfeature device having a first bond pad surface with a plurality of first bond pads and a first intermediate bond pad at least proximate to the first bond pad surface, the second microfeature device having a second bond pad surface with a plurality of second bond pads and a second intermediate bond pad electrically coupled to at least one second bond pad and at least proximate to the second bond pad surface, the first bond pad surface facing toward the second bond pad surface; coupling a first wirebond between at least one of the first bond pads and a first package connection site, the first package connection site being positioned to provide electrical communication between the first microfeature device and devices external to the device package; coupling a second wirebond between the first intermediate bond pad and a second package connection site, the second package connection site being positioned to provide electrical communication between the second microfeature device and devices external to the device package; and disposing an electrically conductive link between the first and second intermediate bond pads.
Description



TECHNICAL FIELD

The present invention is directed generally to stacked microfeature devices and methods for manufacturing such packages.

BACKGROUND

One method for increasing the density of microelectronic circuits for electronic devices (such as computers, portable phones, etc.) is to stack two or more microelectronic dies on top of each other. Accordingly, this arrangement can provide additional circuits within the same footprint normally occupied by a single die. FIG. 1 is a partially schematic, cross-sectional elevational view of an existing stacked die package 10. The package 10 includes a substrate 40 that carries a first die 20 and a stacked second die 30. The first die 20 is attached to the substrate 40 with a paste layer 14. A spacer 12 is attached to the first die 20 with a first tape layer 13a. The second die 30 is attached to the spacer 12 with a second tape layer 13b.

The first die 20 includes first die bond pads 21 that are coupled to corresponding first substrate bond pads 41a with first wirebonds 50a. The first substrate bond pads 41a are coupled to external substrate bond pads 41c with vias. The external substrate bond pads 41c each have a substrate solder ball 42 to provide communication between the first die 20 and devices located external to the package 10. Similarly, the second die 30 includes second die bond pads 31 coupled to corresponding second substrate bond pads 41b with second wirebonds 50b. The second substrate bond pads 41b are coupled to additional external substrate bond pads 41c to provide communication between the second die 30 and devices external to the package. Once the first and second wirebonds 50a, 50b are connected, the substrate 40, the first die 20, and the second die 30 can be at least partially enclosed with an encapsulant 12 to protect these components.

One feature of an arrangement shown in FIG. 1 is that the overall thickness of the package 10 can be significantly greater than the combined thicknesses of the substrate 40, the first die 20, and the second die 30. As a result, the package 10 can be difficult to integrate into devices having very tight vertical clearances. Accordingly, the benefits of the stacked die arrangement provided to the standard size devices in which they are incorporated may not be available for very compact devices.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a partially schematic, cross-sectional elevation view of a package having stacked microelectronic dies in accordance with the prior art.

FIG. 2 is a partially schematic, cross-sectional elevation view of a package having dies stacked and coupled in accordance with an embodiment of the invention.

FIG. 3 is a partially schematic, partially exploded isometric view of two dies positioned to be stacked in accordance with another embodiment of the invention.

FIG. 4 is a partially schematic, partially exploded view of two dies positioned to be stacked in accordance with yet another embodiment of the invention.

FIG. 5 is a partially schematic, partially exploded view of two dies having off-center bond pads and being positioned to be stacked in accordance with still another embodiment to the invention.

DETAILED DESCRIPTION

A. Introduction

The present invention is directed to stacked microfeature devices and associated methods. The term "microfeature device" is used throughout to include a device formed from a substrate upon which and/or in which submicron circuits or components and/or data storage elements or layers are fabricated. Submicron features in the substrate include, but are not limited to, trenches, vias, lines, and holes. These features typically have a submicron width (e.g., ranging from, for example, 0.1 micron to 0.75 micron) generally transverse to a major surface (e.g., a front side or a back side) of the device. The term microfeature device is also used to include substrates upon which and/or in which micromechanical features are formed. Such features include read/write head features and other micromechanical features having submicron or supermicron dimensions. In many of these embodiments, the substrate is formed from suitable materials, including ceramics, and may support layers and/or other formations of other materials, including but not limited to metals, dielectric materials and photoresists.

A microfeature device package in accordance with one aspect of the invention can include a first microfeature device having a plurality of first bond pads at least proximate to a first bond pad surface, and a second microfeature device having a plurality of second bond pads at least proximate to a second bond pad surface. The second bond pad surface can face toward the first bond pad surface. A package connection site can be positioned to provide electrical communication between the first microfeature device and components external to the device package. A wirebond can be coupled between at least one of the first bond pads and the package connection site, and an electrically conductive link can be coupled between the first microfeature device and at least one of the second bond pads of the second microfeature device.

In a particular aspect of the invention, the wirebond is one of a plurality of wirebonds and all the wirebonds of the package are connected directly to the first microfeature device. In a further particular aspect of the invention, the first microfeature device includes an intermediate bond pad electrically coupled to the at least one first bond pad, and the electrically conductive link is connected between the intermediate bond pad and the at least one second bond pad of the second microfeature device. In yet another aspect of the invention, the first microfeature device includes an intermediate bond pad electrically isolated from the at least one first bond pad, and the electrically conductive link is connected between the intermediate bond pad and the at least one second bond pad of the second microfeature device.

The present invention is also directed towards methods for forming a microfeature device package. In one aspect of the invention, the method includes positioning a first microfeature device at least proximate to a second microfeature device, with the first microfeature device having a first bond pad surface with a plurality of first bond pads at least proximate to the first bond pad surface, and with the second microfeature device having a second bond pad surface with a plurality of second bond pads at least proximate to the second bond pad surface. The first bond pad surface can be positioned to face toward the second bond pad surface. A wire bond can be coupled between at least one of the first bond pads and a package connection site that is positioned to provide electrical communication between the first microfeature device and components external to the device package. An electrically conductive link can be coupled between the first microfeature device and at least one of the second bond pads of the second microfeature device.

In a particular aspect of the invention, the wire bond is one of a plurality of wire bonds and the method further includes connecting all the wire bonds of the package directly to the first microfeature device. In other aspects of the invention, the first microfeature device can include an intermediate bond pad electrically coupled to the at least one first bond pad, and coupling an electrically conductive link between the first microfeature device and the at least one second bond pad can include coupling the electrically conductive link between the intermediate bond pad and the at least one second bond pad. In yet another aspect of the invention, the intermediate bond pad is electrically isolated from the at least one first bond pad.

B. Methods and Apparatuses in Accordance with Embodiments of the Invention

Several specific details of the invention are set forth in the following description and in FIGS. 2 5 to provide a thorough understanding of certain embodiments of the invention. One skilled in the art, however, will understand that the present invention may have additional embodiments, and that other embodiments of the invention may be practiced without several of the specific features explained in the following description.

FIG. 2 is a partially schematic, cross-sectional illustration of a package 110 having a first microfeature device 120 and a second microfeature device 130 stacked in accordance with an embodiment of the invention. In one aspect of this embodiment, all the wirebonds within the package 110 can be attached directly to the first microfeature device 120, with some wirebonds communicating only with the first microfeature device 120, and with others communicating only with the second microfeature device 130, via additional electrical links positioned between the first microfeature device 120 and the second microfeature device 130. In another embodiment, at least some of the wirebonds can be coupled to both the first microfeature device 120 and the second microfeature device 130. In both embodiments, the first microfeature device 120 can provide a platform that supports electrical links coupled to the second microfeature device 130. As described in greater detail below, this arrangement can reduce the overall thickness of the package 110 by eliminating wirebonds connected directly to the second microfeature device 130.

In one aspect of an embodiment shown in FIG. 2, the package 110 includes a support member 140, for example, a printed circuit board. The support member 140 can carry the first and second devices 120, 130 and can provide for electrical communication between these devices, as well as devices or circuits external to the package 110. Accordingly, the support member 140 can have a plurality of package connection sites 143, shown in FIG. 2 as first package connection sites 143a and second package connection sites 143b offset forward of the first package connection sites 143a. Each of the package connection sites 143 can include a package connector 142 to provide for communication with elements external to the package 110. In one embodiment, the package connectors 142 include solder balls and in other embodiments, the package connectors 142 include other electrically conductive structures. In any of these embodiments, the first package connection sites 143a can be coupled to first support member bond pads 141a with a vias that extend through the support member 140. The second package connection sites 143b can be coupled to corresponding second support member bond pads 141b, also with vias that extend through the support member 140. The first support member bond pads 141a and the second support member bond pads 141b are connected to the first microfeature device 120 and the second microfeature device 130, respectively, as described in greater detail below.

In one aspect of an embodiment shown in FIG. 2, the first microfeature device 120 can be attached to the support member 140 with a paste layer 114. In other embodiments, the first microfeature device 120 can be attached to the support member 140 with other arrangements. In any of these embodiments, the first microfeature device 120 can include first device bond pads 121 that are electrically coupled to features located within the first microfeature device 120. The first device bond pads 121 can be connected to the first support member bond pads 141a with first wirebonds 150a. In a particular aspect of this embodiment, each of the first wirebonds 150a can be attached to a stud bump (e.g., a gold stud bump) or other feature located at the corresponding first device bond pad 121 to improve the physical and/or electrical characteristics of the connection between the wirebond 150a and the first device bond pad 121. In other embodiments, the first wirebond 150a can be attached directly to the first device bond pad 121. In still a further aspect of this embodiment, the first wirebond 150a can be attached first to the support member 140 and then to the first microfeature device 120, for example, to reduce the extent of the wirebond loop.

The first microfeature device 120 can also carry intermediate bond pads 122. In one aspect of this embodiment, some or all of the intermediate bond pads 122 are not electrically connected to features within the first microfeature device 120, but instead, provide an intermediate point in an electrical communication link between the second microfeature device 130 and the support member 140. In another embodiment, at least some of the intermediate bond pads 122 are electrically connected to corresponding first device bond pads 122 (e.g., via a redistribution layer) or directly to features within the first microfeature device 120. In another embodiment, the intermediate bond pads 122 can be connected to the second substrate bond pads 141b with second wirebonds 150b. As described in greater detail below, the second microfeature device 130 can also be electrically coupled to the intermediate bond pads 122 to complete the communication link between the second package connection sites 143b located at the support member 140, and the features within the second microfeature device 130.

The second microfeature device 130 can include second bond pads 131 that are electrically connected to features within the second microfeature device 130. In one aspect of an embodiment shown in FIG. 2, the second bond pads 131 may not be aligned directly above the intermediate bond pads 122 located on the first microfeature device 120. Accordingly, the second microfeature device 130 can include auxiliary bond pads 132 which are aligned with the intermediate bond pads 122. The auxiliary bond pads 132 can be connected to the second bond pads 131 with couplers 134. In one embodiment, the couplers 134 are part of a redistribution layer, and in other embodiments, the couplers 134 have other arrangements. In one aspect of an embodiment shown in FIG. 2, the coupling between the auxiliary bond pads 132 and the second bond pads 131 can be at the surface of the second microfeature device 130. In other embodiments, the connection between the bond pads 131, 132 can be located within the interior of the second microfeature device 130. In any of these embodiments, the auxiliary bond pad 132 can be connected to an electrically conductive member 133 that is aligned with a corresponding one of the intermediate bond pads 122 on the first microfeature device 120 below. In one embodiment, the electrically conductive member 133 includes a stud bump, (e.g., a gold stud bump, a copper stud bump or a solder bump) and in other embodiments, the electrically conductive member 133 includes other structures. In any of these embodiments, the electrically conductive member 133 can be physically and electrically bonded to the intermediate bond pad 122 and/or to the portion of the second wirebond 150b attached to the intermediate bond pad 122.

In a particular aspect of an embodiment shown in FIG. 2, the package 110 is subjected to ultrasonic energy and/or an elevated temperature to secure the connection between the auxiliary bond pad 132 and the intermediate bond pad 122. In other embodiments, other techniques are used to secure this connection. In any of these embodiments, the connection between the auxiliary bond pad 132 and the intermediate bond pad 122 can both physically secure the second microfeature device 130 to the first microfeature device 120, and can provide electrical communication between the second device bond pad 131 and the second package connection site 143b. Once this connection is complete, an optional encapsulant 111 can be disposed over the support member 140, the first microfeature device 120 and the second microfeature device 130 to protect these components. In one embodiment, the encapsulant 111 can include a no-sweep encapsulant, available from KNS of Willow Grove, Pa. In other embodiments, the encapsulant 111 can include other products.

One feature of an embodiment of the package 110 described above with reference to FIG. 2 is that the second wirebonds 150b need not extend around the outwardly facing edges 160 of the second microfeature device 130. Instead, the second wirebonds 150b attach to the intermediate bond pads 122 of the first microfeature device 120, with the electrically conductive member 133 providing the link to the second microfeature device 130. One advantage of this feature is that the overall thickness T of the package 110 can be reduced when compared with existing packages because the encapsulant 111 need not extend beyond the second microfeature device 130 by an amount necessary to envelope the second wirebond 150b. Instead, the second wirebond 150b is positioned between the first microfeature device 120 and the second microfeature device 130. Because the resulting package 110 is accordingly thinner than conventional structural die packages, it can more easily be installed in locations that require a low profile device.

Another advantage of the foregoing arrangement is that the encapsulant 111 need not envelop the entire second microfeature device 130. For example, if the second microfeature device 130 includes a first surface 135a and a second oppositely facing surface 135b, the second surface 135b need not be covered with the encapsulant 111. As a result the rate at which heat is transferred from the second microfeature device 130 can be enhanced, due to the exposed second surface 135b.

Another feature of an embodiment of the package 110 described above with reference to FIG. 2 is that the package 110 can have package outer edges 115 that are located more closely to the device outer edges 160 of the second microfeature device 130 than are the outer edges of existing packages. In particular, because the second wirebonds 150b need not extend around the device outer edges 160, the package outer edges 115 can be flush with the device outer edges 160, or can extend only a short distance outwardly from the device outer edges 160. Accordingly, the overall width W of the package 110 can also be reduced when compared with existing packages and the package 110 can accordingly be more easily installed in locations having tight lateral space constraints.

Still another feature of an embodiment of the package 110 described above with reference to FIG. 2 is that all the wirebonds of the package 110 can be connected to the first microfeature device 120 and none connected to the second


Free Web Sudoku Puzzles.
Solve with your browser.
    3         7  
9 4   5         2
      2     5 1  
  3             6
  8   9   5   3  
2             4  
  9 5     7      
7         6   2 5
  6         8    
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!