Substrate stress signal amplifier Number:7,521,993 from the United States Patent and Trademark Office (PTO) owispatent A computer system includes a substrate on which a first current mirror and a second current mirror are disposed. When a stress is present, a behavior, e.g., carrier mobility, of at least one of the devices in each of the first current mirror and the second current mirror is dependent on a direction in which that device is disposed on the substrate. Further, one of the devices in the first current mirror is disposed in a non-parallel orientation with respect to one of the devices in the second current mirror.<H amplifier, Substrate, Substrate, stres, 7521993.html, Patent, pto, 7521993

Title: Substrate stress signal amplifier

Abstract: A computer system includes a substrate on which a first current mirror and a second current mirror are disposed. When a stress is present, a behavior, e.g., carrier mobility, of at least one of the devices in each of the first current mirror and the second current mirror is dependent on a direction in which that device is disposed on the substrate. Further, one of the devices in the first current mirror is disposed in a non-parallel orientation with respect to one of the devices in the second current mirror.

Patent Number: 7,521,993 Issued on 04/21/2009 to O'Neill, et al.

Inventors: O'Neill; Thomas G. (Mountain View, CA), Bosnyak; Robert J. (Tacoma, WA)
Assignee: Sun Microsystems, Inc. (Santa Clara, CA)

Appl. No.: 11/128,966

Filed: May 13, 2005

Current U.S. Class: 327/565 ; 327/566

Current International Class: H01L 25/00 (20060101)

Field of Search: 327/565,566

References Cited [Referenced By]

U.S. Patent Documents


3603848	September 1971	Sato et al.
4768076	August 1988	Aoki et al.
4933298	June 1990	Hasegawa
5317175	May 1994	Throngnumchai
6052025	April 2000	Chang et al.
6164781	December 2000	Tsang et al.
6794718	September 2004	Nowak et al.
6867460	March 2005	Anderson et al.
6911383	June 2005	Doris et al.
6940109	September 2005	Patel et al.
6949796	September 2005	Ellis-Monaghan et al.
6967351	November 2005	Fried et al.
7087477	August 2006	Fried et al.
7115920	October 2006	Bernstein et al.
7183142	February 2007	Anderson et al.
7202534	April 2007	Ohmi et al.
7242241	July 2007	Toumazou et al.
7265495	September 2007	Date
7319258	January 2008	Yang et al.
2004/0038464	February 2004	Fried et al.

Primary Examiner: Wells; Kenneth B.
Attorney, Agent or Firm: Osha.cndot. Liang LLP

Government Interests

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

The present invention was made with the support of the government of the United States under contract NBCH020055 awarded by the Defense Advanced Research Projects Administration. The United States government may have certain rights in the present invention.

Claims

What is claimed is:

1. A method of operation, comprising: propagating a first current through a first current mirror formed of at least two devices disposed on a substrate, wherein, when a stress is present, a behavior of at least one of the at least two devices is dependent on a direction in which the at least one of the at least two devices forming the first current mirror is disposed on the substrate; propagating a second current through a second current mirror formed of at least two devices disposed on a substrate, wherein, when the stress is applied, a behavior of at least one of the at least two devices forming the second current mirror is dependent on a direction in which the at least one of the at least two devices forming the second current mirror is disposed on the substrate, wherein the at least one of the at least two devices forming the first current mirror and the at least one of the at least two devices forming the second current mirror are disposed in different orientations with respect to each other; measuring the first current propagated through the first current mirror; measuring the second current propagated through the second current mirror; and calculating a ratio of a difference between the first measured current and the second measured current to a sum of the first measured current and the second measured current, wherein the ratio is an amplified function of a stress signal indicating magnitude of the stress present, wherein the magnitude of the stress present is capable of calculation based on the different orientations of the devices.

2. The method of claim 1, wherein the at least one of the at least two devices forming the first current mirror comprises one of an NMOS transistor and a PMOS transistor.

3. The method of claim 1, wherein the at least one of the at least two devices forming the second current mirror comprises one of an NMOS transistor and a PMOS transistor.

4. The method of claim 1, further comprising: propagating at least one of the first current and the second current through a resistive path connecting the first current mirror and the second current mirror.

Description

BACKGROUND

A typical computer system includes at least a microprocessor and some form of memory. The microprocessor has, among other components, arithmetic, logic, and control circuitry that interpret and execute instructions necessary for the operation and use of the computer system. In addition to the microprocessor and memory, a computer system has integrated circuits (ICs) that have various functionalities and communication paths, i.e., buses and wires that are necessary for the transfer of data among the aforementioned components of the computer system.

An integrated circuit (IC) may have hundreds of thousands up to millions of individual devices (e.g. transistors) deposited on a single semiconductor substrate. Such an IC is commonly referred to as a "Very Large Scale Integration" (VLSI) IC or "chip."

A common building block of an IC, such as a VLSI chip, is a device known as a "transistor." A transistor is a semiconductor device often partially made from silicon that regulates current or voltage and acts as a switch or gate for electronic signals. One type of transistor has three terminals that are electrically attachable to other electrical devices, such as, for example, resistors and power supplies, and even to other transistors in order to carry out an electrical circuit's function. A transistor's attributes, for example, length (L), width (W), and carrier mobility (.mu.) (a ratio of a carrier's velocity to an applied external voltage) dictate how well the transistor conducts electrical current and under what circumstances particular behavior occurs.

One factor that may affect the operation of a transistor is the stress on the transistor. Stress is a measure of the force producing or tending to produce deformation in a body. Components of stress may be measured in units of pressure. The metric unit for pressure is the Pascal (Pa). Stress on a silicon-based transistor affects the transistor's carrier mobility (.mu.). Stresses as large as 10.sup.8 Pa may produce mobility changes (.DELTA..mu./.mu.) on the order of 10%. The change in carrier mobility (.DELTA..mu./.mu.) has a component dependent on the direction in which the transistor is positioned (.delta.) (also referred to as an "direction-dependent mobility change") and a component that is independent of the direction in which the transistor is positioned (.alpha.) (also referred to as an "direction-independent mobility change"), i.e., .DELTA..mu./.mu. is equal to (.alpha.+.delta.):

.DELTA..mu..mu..alpha..delta. ##EQU00001## The above expression may often be approximated for computational simplicity as:

.DELTA..mu..mu..alpha..delta..apprxeq..delta. ##EQU00002##

A transistor may be designed such that the orientation of its parts cancels the direction-dependent mobility change (.delta.=0) effect of a stress. In such cases, only the direction-independent mobility change (.alpha.) is present:

.DELTA..mu..mu..alpha. ##EQU00003##

When in use, VLSI chips may be subject to a variety of stresses. Typical stresses include mechanical loading due to the packaging of these chips, thermal loading due to heat generated by circuits through power dissipation, and stresses applied to materials in close proximity to the VLSI chip. These stresses may lead to mechanical failure of the chip and/or mechanical failure of the material in close proximity to the chip. The larger the stress, the higher the chance for mechanical and/or circuit failure.

SUMMARY

According to one aspect of one or more embodiments of the present invention, a computer system comprises: a substrate; a first current mirror formed of at least two devices disposed on the substrate, wherein, when a stress is present, a behavior of at least one of the at least two devices forming the first current mirror is dependent on a direction in which the at least one of the at least two devices forming the first current mirror is disposed on the substrate; and a second current mirror formed of at least two devices disposed on the substrate, wherein, when the stress is present, a behavior of at least one of the at least two devices forming the second current mirror is dependent on a direction in which the at least one of the at least two devices forming the second current mirror is disposed on the substrate, wherein the at least one of the at least two devices forming the first current mirror is disposed in a non-parallel orientation to the at least one of the at least two devices forming the second current mirror.

According to another aspect of one or more embodiments of the present invention, a method of manufacturing comprises: disposing a first device on a substrate, the first device forming part of a first current mirror, wherein, when a stress is present, a behavior of the first device is dependent on a direction in which the first device is disposed on the substrate; and disposing a second device on the substrate in a non-parallel orientation to the first device, the second device forming part of a second current mirror, wherein, when the stress is applied, a behavior of the second device is dependent on a direction in which the second device is disposed on the substrate.

According to another aspect of one or more embodiments of the present invention, a method of operation comprises: propagating a first current through a first current mirror formed of at least two devices disposed on a substrate, wherein, when a stress is present, a behavior of at least one of the at least two devices is dependent on a direction in which the at least one of the at least two devices forming the first current mirror is disposed on the substrate; and propagating a second current through a second current mirror formed of at least two devices disposed on a substrate, wherein, when the stress is applied, a behavior of at least one of the at least two devices forming the second current mirror is dependent on a direction in which the at least one of the at least two devices forming the second current mirror is disposed on the substrate, wherein the at least one of the at least two devices forming the first current mirror and the at least one of the at least two devices forming the second current mirror are disposed in a non-parallel orientation with respect to each other.

Other aspects of the present invention will be apparent from the following description and the appended claims.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 shows a stress measuring circuit in accordance with an embodiment of the present invention.

FIG. 2 shows a stress measuring circuit in accordance with an embodiment of the present invention.

FIG. 3 shows a stress measuring circuit in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

Exemplary embodiments of the invention will be described with reference to the accompanying drawings. Like items in the drawings are shown with the same reference numbers.

In one or more embodiments of the present invention, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. In other instances, well-known features have not been described in detail to avoid obscuring the invention.

Embodiments of the present invention relate to a circuit that may be used to produce a signal that is strongly dependent on a stress applied to the circuit and/or on a stress applied to a material in close proximity to the circuit. In order words, a circuit in accordance with one or more embodiments of the present invention amplifies a signal that is dependent on a stress applied to the circuit and/or to a material in close proximity to the circuit.

FIG. 1 shows an exemplary circuit 100 in accordance with an embodiment of the present invention. The circuit 100 includes eight transistors T1-T8 and two resistors R1 and R2. In the exemplary embodiment of FIG. 1, resistors R1 and R2 are of equal value (R1=R2), transistors T1 and T4 are of equal width (W.sub.T1=W.sub.T4), and transistors T2 and T3 are of equal width (W.sub.T2=W.sub.T3). The two sets of transistors T1-T2 and T3-T4 have widths related by a factor of .omega..sup.2 (i.e., .omega..sup.2W.sub.T1=.omega..sup.2W.sub.T4=W.sub.T2=W.sub.T3, where .omega..gtoreq.1). Selection of .omega. is a tradeoff between sensitivity and the maximum value of stress (.delta..sub.MAX) desired to be measurable. In FIG. 1, transistors T1-T8 are of equal length (L).

Transistors T1, T2, T5 and T6 (referred to as forming the "left side" of the circuit 100) are interconnected such that the electrical current flowing through transistor T1 is approximately equal to the electrical current flowing through transistor T2. This electrical current is denoted I.sub.L. In one or more embodiments of the present invention, the value of .omega. may also be selected to keep I.sub.L>0 over a desired range of measurable stresses.

Transistors T3, T4, T7 and T8 (referred to as forming the "right side" of the circuit 100) are configured such that the electrical current flowing through transistor T3 is approximately equal to the current flowing through transistor T4. This electrical current is denoted I.sub.R. In one or more embodiments of the present invention, the value of .omega. may also be selected to keep I.sub.R>0 over a desired range of measurable stresses.

Resistors R1 and R2 provide a resistive path through which electrical currents I.sub.L and I.sub.R, respectively, flow to ground. The values of resistors R1 and R2 are determined by desired values for I.sub.L and I.sub.R, respectively, when the circuit is not under stress. .delta..sub.MAX can also be understood as the direction-dependent mobility change which reduces I.sub.L and/or I.sub.R to a negligible value.

Those skilled in the art will recognize the configurations of transistors T1, T2, T5, and T6, and T3, T4, T7 and T8 are current mirrors. Further, those skilled in the art will recognize that transistors T1-T4 are negative-channel metal-oxide semiconductor (NMOS) transistors and transistors T5-T8 are positive-channel metal-oxide semiconductor (PMOS) transistors.

Stress has the effect of increasing or decreasing the differences in the strength of transistors. Mathematically, stress is equivalent to some of the transistors growing longer and others being reduced in length. A small increase in the carrier mobility ratio of transistors in the left side of circuit 100 (.mu..sub.T2/.mu..sub.T1) may yield a large increase in the electrical current I.sub.L. The opposite effect may occur in the right side of circuit 100--namely, a large decrease in the electrical current I.sub.R resulting from of a small change in .mu..sub.T3/.mu..sub.T4. Simultaneous measurements of I.sub.L and I.sub.R may be used to infer the magnitude of the stress applied to the circuit. In particular, a direction-dependent mobility change (.delta.) may be inferred from a measurement of the relative difference in the current through the two sides of the circuit (.PHI.):

.PHI. ##EQU00004##

In one or more embodiments of the present invention, T1 and T4 may each be designed such that when a stress is present, the change in carrier mobility of both transistors is not affected by the direction in which the transistors are positioned (.delta.=0). Transistors T2 and T3 are oriented perpendicularly so that the carrier mobility of both transistors is affected by the direction in which the transistors are positioned, but with an opposite polarity, i.e.,

.DELTA..mu..times..times..mu..times..times..apprxeq..delta..times..times..- times..times..DELTA..mu..times..times..mu..times..times..apprxeq..delta. ##EQU00005## In such an embodiment, the relative difference in the current through the two sides of the circuit 100 (.PHI.) reduces to an expression in terms of .omega. and .delta.. This allows a precise determination of .delta. for a measured value of .PHI..

Although transistors T2 and T3 are described as being oriented perpendicularly in FIG. 1, in one or more other embodiments of the present invention, these transistors may be oriented in any non-parallel orientation. For example, in one embodiment of the present invention, transistor T2 may be oriented with a 75 degrees offset with respect to transistor T3.

In one or more embodiments of the present invention, transistors T2 and T3 may each be designed such that when a stress is present, the carrier mobility of both transistors is not affected by the direction in which the transistors are positioned (.delta.=0). Transistors T1 and T4 are oriented perpendicularly so that the carrier mobility of both transistors is affected by the direction in which the transistors are positioned, but with an opposite polarity, i.e.,

.DELTA..mu..times..times..mu..times..times..apprxeq..delta..times..times..- times..times..DELTA..mu..times..times..mu..times..times..apprxeq..delta. ##EQU00006## In such an embodiment, the relative difference in the current through the two sides of the circuit (.PHI.) reduces to an expression in terms of .omega. and .delta.. This allows a precise determination of .delta. for a measured value of .PHI..

Although transistors T1 and T4 are described as being oriented perpendicularly, in one or more other embodiments of the present invention, these transistors may be oriented in any non-parallel orientation. For example, in one embodiment of the present invention, transistor T1 may be oriented with an 80 degrees offset with respect to transistor T4.

In one or more embodiments of the present invention, transistor T2 is oriented perpendicularly to transistor T3, transistor T1 is oriented perpendicularly to transistor T2 (and thus oriented in parallel or anti-parallel to transistor T3), transistor T4 is oriented perpendicularly to transistor T3 (and thus oriented in parallel or anti-parallel to transistor T2), thereby resulting in:

.DELTA..mu..times..times..mu..times..times..DELTA..mu..times..times..mu..t- imes..times..apprxeq..delta..times..times..times..times..DELTA..mu..times.- .times..mu..times..times..DELTA..mu..times..times..mu..times..times..apprx- eq..delta. ##EQU00007## Such an embodiment also allows for a determination of .delta. for a measured value of .PHI.. Such an embodiment increases the circuit's sensitivity to stress for any given value of .omega..

In one or more embodiments of the present invention, the circuit may be used as a "trip wire" to provide a binary indication of whether the stress has exceeded a specific threshold.

In one or more embodiments of the present invention, when the expected range of .delta. is not symmetric about zero, the width ratios may be chosen to have unequal values, i.e.,

.times..times..times..times..noteq..times..times..times..times. ##EQU00008## to produce a symmetric measurement range about some non-zero number.

In one or more embodiments of the present invention, numerous versions of the circuit shown in FIG. 1 may be operated in parallel, each operating with a different width ratio and/or a different .omega. value, and therefore a different .delta..sub.MAX value. In such an embodiment, these multiple circuits with differing ranges may be used to achieve good resolution for a desired range of stresses.

Further, although the devices of FIG. 1 (and FIGS. 2 and 3 discussed below) are described as having particular sizes, values, and/or strengths, various differing sizes, values, and/or strengths may be used to effectuate particular behavior.

In one or more embodiments of the present invention, as shown in FIG. 2, an exemplary circuit 200 has eight transistors T1-T8 and three resistors R3-R5. Transistors T1-T8 are similar in design and operation to those described above with reference to FIG. 1. Resistors R3-R5 are laid out in the same orientation so that the stress does not change the ratio of their resistances. With such a configuration, it is still possible to extract .delta. for a measured value of .PHI..

In one or more embodiments of the present invention, as shown in FIG. 3, an exemplary circuit 300 has eight transistors T1-T8 and one resistor R6. Transistors T1-T8 are similar in design and operation to those described above with reference to FIG. 1. With such a configuration, it is still possible to extract .delta. for a measured value of .PHI..

In one or more embodiments of the present invention, PMOS transistors instead of NMOS transistors may be used to measure the stress.

In one or more embodiments of the present invention, a circuit may be formed using an amount of devices that differs from the amounts shown in FIGS. 1-3.

Further, a circuit in accordance with one or more embodiments of the present invention may use devices having characteristics (e.g., W) different than that of those shown in FIGS. 1-3 to effectuate particular behavior.

In one or more embodiments of the present invention, a circuit may produce a signal that is an amplified function of a stress on the circuit. Such amplification allows for improved analog and digital measurements.

While the invention has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.

*