Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Method, apparatus and media for displaying information
Patent Number: 7,118,838 Issued on 10/10/2006 to Fletcher,   et al.

Title: Forming partial-depth features in polymer film
Patent Number: 7,118,833 Issued on 10/10/2006 to Elenius,   et al.

Title: Color-balanced brightness enhancement for display systems
Patent Number: 7,116,378 Issued on 10/03/2006 to McDonald

Title: Magnetic recording medium
Patent Number: 7,118,816 Issued on 10/10/2006 to Waki,   et al.

Title: Disc driving apparatus with a disk having a center plane positioned above half height of the cartridge
Patent Number: 6,766,522 Issued on 07/20/2004 to Song,   et al.

Title: Securing apparatus of adjustable wrench to prevent movable jaw from trembling
Patent Number: 6,789,451 Issued on 09/14/2004 to Wu

Title: System and method for updating BIOS for a multiple-node computer system
Patent Number: 7,000,101 Issued on 02/14/2006 to Wu,   et al.

Title: All optical data selection element
Patent Number: 6,999,646 Issued on 02/14/2006 to Shahar

Title: Sliding bearing material
Patent Number: 7,118,808 Issued on 10/10/2006 to Wolki,   et al.

Title: Apparatus and method of driving liquid crystal display device
Patent Number: 7,116,303 Issued on 10/03/2006 to Park

Title: Systems and methods for user interfaces designed for rotary input devices
Patent Number: 7,116,317 Issued on 10/03/2006 to Gregorio,   et al.

Title: Colloidal solution comprising silver metal particles and a silane derivative
Patent Number: 7,116,381 Issued on 10/03/2006 to Boehmer,   et al.

Title: Dataflow algorithm for symbolic computation of lowest upper bound type
Patent Number: 6,766,521 Issued on 07/20/2004 to Bracha,   et al.

Title: Mask/wafer control structure and algorithm for placement
Patent Number: 6,766,507 Issued on 07/20/2004 to Bruce,   et al.

Title: Solid oxide fuel cell system
Patent Number: 7,118,818 Issued on 10/10/2006 to Agnew,   et al.

Title: Badge, such as campaign button
Patent Number: 6,907,683 Issued on 06/21/2005 to Kronblad

Title: TV card and computer system having the same
Patent Number: 7,116,376 Issued on 10/03/2006 to Yun

Title: Method for manufacturing toner, toner, fixing device, and image forming apparatus
Patent Number: 7,118,843 Issued on 10/10/2006 to Teshima

Title: Ball grid array module
Patent Number: 6,806,122 Issued on 10/19/2004 to Oggioni,   et al.

Title: Method of balanced coefficient of thermal expansion for flip chip ball grid array
Patent Number: 6,806,119 Issued on 10/19/2004 to Nagarajan,   et al.

Title: Integration scheme for enhancing capacitance of trench capacitors
Patent Number: 6,806,138 Issued on 10/19/2004 to Cheng,   et al.

Title: Methods of testing/stressing a charge trapping device
Patent Number: 6,806,117 Issued on 10/19/2004 to King

Title: Substrate and method for anaerobic remediation
Patent Number: 6,806,078 Issued on 10/19/2004 to Newman

Title: Arrangement at a press tool for breaking the piston/piston rod of a gas spring
Patent Number: 7,121,538 Issued on 10/17/2006 to Runesson,   et al.

Title: Reinforcing bar coupling
Patent Number: 6,860,672 Issued on 03/01/2005 to Kim

Title: Position detection apparatus, alignment apparatus and methods therefor, and exposure apparatus and device manufacturing method
Patent Number: 6,870,623 Issued on 03/22/2005 to Tanaka,   et al.

Title: System and method for transaction-selective rollback reconstruction of database objects
Patent Number: 6,769,074 Issued on 07/27/2004 to Vaitzblit

Title: METHOD FOR REDUCING THE CONTACT RESISTANCE IN ORGANIC FIELD-EFFECT TRANSISTORS BY APPLYING A REACTIVE INTERMEDIATE LAYER WHICH DOPES THE ORGANIC SEMICONDUCTOR LAYER REGION-SELECTIVELY IN THE C
Patent Number: 6,806,124 Issued on 10/19/2004 to Klauk,   et al.

Title: Steam generator
Patent Number: 6,868,807 Issued on 03/22/2005 to Franke,   et al.

Title: Monolithic multi-wavelength vertical-cavity surface emitting laser array and method of manufacture therefor
Patent Number: 6,806,110 Issued on 10/19/2004 to Lester,   et al.

Title: Protective circuit for protecting hard disk data
Patent Number: 6,766,478 Issued on 07/20/2004 to Leung

Title: Method and apparatus for improving the performance of microanalytic and microsynthetic procedures
Patent Number: 6,806,088 Issued on 10/19/2004 to Howard

Title: Systems and methods for overcoming stiction
Patent Number: 6,949,866 Issued on 09/27/2005 to Miller,   et al.

Title: Ink jet imaging via coagulation on an intermediate member
Patent Number: 6,767,092 Issued on 07/27/2004 to May,   et al.

Title: Method and apparatus for scheduling of requests to dynamic random access memory device
Patent Number: 6,961,834 Issued on 11/01/2005 to Weber

Title: Camera docking solution provides a user interface for printers, CD writers and other devices
Patent Number: 7,119,835 Issued on 10/10/2006 to Gennetten,   et al.

Title: Matrix switch method and device
Patent Number: 6,775,275 Issued on 08/10/2004 to Suzaki

Title: Double hung window having combined pushdown surface and keeper
Patent Number: 6,938,377 Issued on 09/06/2005 to Gorman

Title: Nucleotide sequences which encode the pfk gene
Patent Number: 6,806,068 Issued on 10/19/2004 to Mockel,   et al.

Title: Binary compatible software objects
Patent Number: 6,971,087 Issued on 11/29/2005 to Knapton, III

Title: Fuel pump, in particular for an internal combustion engine with direct injection
Patent Number: 6,889,662 Issued on 05/10/2005 to Hess

Title: Apparatus for selective removal of material from wafer alignment marks
Patent Number: 6,889,698 Issued on 05/10/2005 to Zahorik,   et al.

Title: HIV envelopolype peptides
Patent Number: 6,806,055 Issued on 10/19/2004 to Berman,   et al.

Title: Methods and processes for the treatment of digitally printed media
Patent Number: 6,767,091 Issued on 07/27/2004 to Kornfeld

Title: Fixing device
Patent Number: 7,105,784 Issued on 09/12/2006 to Kikuchi,   et al.

Title: Adaptive interface for a software development environment
Patent Number: 6,769,115 Issued on 07/27/2004 to Oldman

Title: Data format for a streaming information appliance
Patent Number: 7,139,869 Issued on 11/21/2006 to Parry,   et al.

Title: Binder with end pocket
Patent Number: 6,767,152 Issued on 07/27/2004 to Wehmeyer,   et al.

Title: Process for controlling molecular weight of polymer
Patent Number: 6,767,485 Issued on 07/27/2004 to Steiner

Title: Plastic expulsion process
Patent Number: 6,767,487 Issued on 07/27/2004 to Pearson

Title: PCI-E retention
Patent Number: 7,140,900 Issued on 11/28/2006 to Villanueva

Title: Methods and systems for alerting a user to clean appliance
Patent Number: 6,789,463 Issued on 09/14/2004 to Lile

Title: Brake hose
Patent Number: 7,140,395 Issued on 11/28/2006 to Furui,   et al.

Title: Acoustical heat shield
Patent Number: 6,966,402 Issued on 11/22/2005 to Matias,   et al.

Title: Tilting pad bearing arrangement
Patent Number: 6,767,133 Issued on 07/27/2004 to New

Title: Method and structure for contacting an overlying electrode for a magnetoelectronics element
Patent Number: 6,806,127 Issued on 10/19/2004 to Butcher,   et al.

Title: Method for modifying a bit sequence in an ARQ restransmission, receiver and transmitter therefor
Patent Number: 6,769,085 Issued on 07/27/2004 to Von Elbwart,   et al.

Title: Differential input circuit
Patent Number: 6,982,597 Issued on 01/03/2006 to Mitarashi

Title: Sampling device for thermal analysis
Patent Number: 6,767,130 Issued on 07/27/2004 to Popelar,   et al.

Title: Method and system for releasing a voice response unit from a protocol session
Patent Number: 6,816,579 Issued on 11/09/2004 to Donovan,   et al.

Title: Apparatus and methods for a coding scheme selection
Patent Number: 6,769,086 Issued on 07/27/2004 to Western,   et al.

Title: Triazolo-epothilones
Patent Number: 6,900,160 Issued on 05/31/2005 to Hoefle,   et al.

Title: Bicycle wheel rims
Patent Number: 6,767,070 Issued on 07/27/2004 to Chiang,   et al.

Title: System and method for providing personalized storm warnings
Patent Number: 7,139,664 Issued on 11/21/2006 to Kelly,   et al.

Title: Dynamic intelligent discovery applied to topographic networks
Patent Number: 7,139,823 Issued on 11/21/2006 to Benfield,   et al.

Title: Process of parallel sample preparation
Patent Number: 6,806,093 Issued on 10/19/2004 to Wendelbo,   et al.

Title: Systems and methods for managing faults in a network
Patent Number: 7,139,819 Issued on 11/21/2006 to Luo,   et al.

Title: Retractable multiband radiator with switching contact for wireless communication devices
Patent Number: 7,006,801 Issued on 02/28/2006 to Lang

Title: Monitoring arrangement for compartment air contamination
Patent Number: 6,991,674 Issued on 01/31/2006 to Dietrich

Title: Method and apparatus for making a thixotropic metal slurry
Patent Number: 6,991,670 Issued on 01/31/2006 to Norville,   et al.

Title: Applicator plate for an adhesive applicator of a core-making machine
Patent Number: 6,991,682 Issued on 01/31/2006 to Moss,   et al.

Title: Treadmill having adjustable speed
Patent Number: 7,141,006 Issued on 11/28/2006 to Chen,   et al.

Title: Java hardware accelerator using thread manager
Patent Number: 6,826,749 Issued on 11/30/2004 to Patel,   et al.

Title: Proteinase inhibitor, precursor thereof and genetic sequences encoding same
Patent Number: 6,806,074 Issued on 10/19/2004 to Anderson,   et al.

Title: System and method for interactive on-line gaming
Patent Number: 6,863,612 Issued on 03/08/2005 to Willis

Superimposing apparatus and method for broadcasting three-dimensional computer graphics image Number:7,394,462 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Superimposing apparatus and method for broadcasting three-dimensional computer graphics image

Abstract: A superimposing apparatus and method for broadcasting a 3DCG image can calculate and superimpose additional information such as characters and figures expressed by a 3DCG image on a TV frame in real time by combining a general three-dimensional graphics accelerator board and a conventional TV broadcasting hardware and devising a software processing. The superimposing apparatus performs a rendering process for rendering a 3DCG image datum by a three-dimensional graphics accelerator and a mixing process for mixing a 3DCG image and an input TV signal by a superimposer. The rendering process is carried out concurrently with the mixing process. A frame to be mixed is a previous frame advanced by one frame from a frame to be concurrently rendered. A system memory to be read out is changed to even frames and odd frames in accordance with an input TV signal so as to avoid an interference of rendering and superimposing.

Patent Number: 7,394,462 Issued on 07/01/2008 to Murakami


Inventors: Murakami; Kozo (Sapporo, JP)
Assignee: Kabushiki Kaisha Micronet (Chuo-ku, Sapporo, JP)
Appl. No.: 10/207,982
Filed: July 31, 2002


Foreign Application Priority Data

May 13, 2002 [JP] 2002-137391

Current U.S. Class: 345/419 ; 345/563; 345/584; 345/629; 345/632; 345/633; 345/634; 345/638; 348/473
Current International Class: G06T 15/00 (20060101)
Field of Search: 386/95 345/503,629,634,563,584,589,638,632,419 348/473


References Cited [Referenced By]

U.S. Patent Documents
5327156 July 1994 Masukane et al.
5784046 July 1998 Cahill, III
5926647 July 1999 Adams et al.
6049354 April 2000 Sekine et al.
6057888 May 2000 Bril
6404928 June 2002 Shaw et al.
6429871 August 2002 Katsura et al.
6657637 December 2003 Inagaki et al.
6828979 December 2004 Brouard et al.
6937766 August 2005 Wilf et al.
2002/0054242 May 2002 Suito et al.
2002/0145612 October 2002 Blythe et al.
2003/0027517 February 2003 Callway et al.
2003/0189578 October 2003 Alcorn et al.
2003/0210252 November 2003 Ludtke et al.
2004/0027369 February 2004 Kellock et al.
2004/0090391 May 2004 Kondo
2004/0223003 November 2004 Heirich et al.
Foreign Patent Documents
02-219184 Aug., 1990 JP
05-091413 Apr., 1993 JP
2001-092985 Apr., 2001 JP
2002-095008 Mar., 2002 JP
WO-99/23831 May., 1999 WO
WO-01/52050 Jul., 2001 WO
Primary Examiner: Nguyen; Kimbinh T.
Attorney, Agent or Firm: Muncy, Geissler, Olds & Lowe, PLLC

Claims



The invention claimed is:

1. A superimposing apparatus for broadcasting a 3DCG image, comprising: a three-dimensional graphics accelerator for forming a 3DCG image by rendering a respective 3DCG image at each frame period; and a superimposer for forming a broadcasting image on which said 3DCG image is superimposed by mixing said 3DCG image formed by said three-dimensional graphics accelerator with a current frame of an input TV signal; said three-dimensional graphics accelerator and said superimposer are constructed to operate concurrently; wherein after the three-dimensional graphics starts to perform rendering the 3DCG image for the current frame and before the three-dimensional graphics accelerator completes rendering the 3DCG image for the current frame, the superimposer starts to mix said 3DCG image for a previous frame only with the current frame of the input TV signal, and the previous frame is immediately adjacent to the current frame by one frame.

2. A superimposing apparatus according to claim 1 wherein said three-dimensional graphics accelerator is a general-purpose graphics accelerator board which has a function of processing a 3DCG image at a high speed but is not contemplated for a TV broadcasting application and wherein said superimposer is a superimposer board which has a function of mixing a frame memory in a TV broadcasting application but is not contemplated to process a 3DCG image at a high speed.

3. A superimposing apparatus according to claim 2 wherein said graphics accelerator board and superimposer board are installed in a general-purpose compact computer which includes at least two CPUs or a MPU.

4. A superimposing apparatus according to claim 2 further comprising: a system memory that can read out a frame memory (a video memory) datum from said graphics accelerator board and write a frame memory (a video memory) datum into said superimposer board.

5. A method for transmitting a 3DCG image as a superimposed image for broadcasting, comprising: a process of rendering a respective 3DCG image at each frame; and a process of mixing a 3DCG image and a current frame of an input TV signal; said mixing process being carried out concurrently with said rendering process; wherein after beginning the process of rendering the 3DCG image for a current frame and before completing the process of rendering the 3DCG image for the current frame, the process of mixing starts to perform by mixing the 3DCG image for a previous frame only with the current frame of the input TV signal, and the previous frame is immediately adjacent to the current frame by one frame.

6. A method according to claim 5 wherein said process of rendering a 3DCG image is carried out by a general-purpose graphics accelerator board which has a function of processing a 3DCG image at a high speed but is not contemplated for a TV broadcasting application and wherein said process of mixing a 3DCG image with an input TV signal is carried out by a superimposer board which has a function of mixing a frame memory in a TV broadcasting application but is not contemplated to process a 3DCG image at a high speed.

7. A method according to claim 6 wherein said graphics accelerator board and superimposer board are installed in a general-purpose compact computer which includes at least two CPUs or a MPU.

8. A method according to claim 6 wherein said rendered frame memory datum is read out from said graphics accelerator board into said system memory and said frame memory datum read into said system memory is written from said system memory into said superimposer board in order to effect a mixing process.

9. A method according to claim 5 wherein change or motion of contents and figure shapes indicated on the basis of external information is carried out in real time.

10. A superimposing apparatus according to claim 1, wherein said three-dimensional graphics accelerator forms the 3DCG image of one of an even frame and an odd frame, and concurrently said superimposer forms the broadcasting image of the other one of the even frame and the odd frame by mixing said 3DCG image of the other one of the even frame and the odd frame with the input TV signal.

11. A superimposing apparatus according to claim 10, further comprising an even frame memory, an odd frame memory, and a memory switch, wherein said three-dimensional graphics accelerator generates and outputs the 3DCG image of the one of the even frame and the odd frame via the memory switch to a corresponding one of the even frame memory and the odd frame memory, and concurrently said superimposer uses the 3DCG image of the other one of the even frame and the odd frame stored in the other one of the even frame memory and the odd frame memory to form the broadcasting image of the other one of the even frame and the odd frame.

12. A method according to claim 5, wherein said mixing process is carried out for one of an even frame and an odd frame concurrently with said rendering process for the other one of the even frame and the odd frame.

13. A method according to claim 12, wherein said rendering process includes generating and sending the 3DCG image of one of the even frame and the odd frame to a corresponding one of an even frame memory and an odd frame memory, and wherein said mixing process concurrently with the said rendering process includes using the 3DCG image of the other one of the even frame and the odd frame stored in the other one of the even frame memory and the odd frame memory to mix with the input TV signal.
Description



BACKGROUND OF THE INVENTION

This invention relates to an apparatus and method for transferring and displaying a superimposed image using a three-dimensional computer graphics (3DCG) image in a picture upon transferring information for rapid display such as a sport broadcasting, an election advisory, or the like.

A basic principle of rendering a 3DCG image in real time and superimposing the mixed signal on an input television (TV) signal will be described below by referring to the drawing for convenience of explanation. FIG. 1 is a schematic diagram illustrating a process for superimposing a 3DCG image on an input TV signal in real time. As shown in FIG. 1, information required for rendering a 3DCG image is pre-calculated to be sent to a three-dimensional graphics accelerator (A), and then a 3DCG image is formed by rendering the pre-calculated information in the accelerator (B). The formed 3DCG image is transferred to a superimposer and is pre-mixed prior to composing it with an input TV signal (C). A mixing process (D) forms a broadcasting image including the TV signal mixed with superimposed images and a broadcasting image signal is transmitted (E).

In order to realize a visually smooth animation, it is necessary to display a 3DCG image to meet National Television System Committee (NTSC) broadcasting system or Phase Alteration by Line (PAL) broadcasting system (for example, about 60 fields per second in the NTSC broadcasting system). However, in order to render a 3DCG image and then to mix the image with the input TV signal and broadcast the mixed signal in real time processing, a period of time T required for serial processing from the pre-calculating process (A) to the mixing and transferring process (D) is limited to about 16.67 msec (60 field/second) to 20 msec (50 field/second). In addition, since a given period of time is required to transfer the 3DCG image datum from the accelerator to a system memory and from the system memory to the superimposer, respectively, a period of time for rendering process must be necessarily shorten. Consequently, when a complex 3DCG image is transferred as a superimposed image, all processes cannot be completed within the above time limit of period and thus it is difficult to transfer necessary fields.

Thus, a special system that is designed for the purpose of a broadcasting application to process a 3DCG image was used. The special system has a special hardware including a function of superimposing and a function of processing the 3DCG image. The system having these functions takes a high cost in production due to high specialty. It is difficult for broadcasting staffs using the system to adopt many systems on the aspect of cost performance ratio. On the other hand, a performance of a current three-dimensional graphics accelerator is progressing and current 3D accelerators will soon become obsolete or outmoded. Accordingly, since a new, specialized system would clearly be obsolete soon after it was bought, it was a mistake to introduce a new expensive three-dimensional graphics accelerator integrated with a transferring function and a hardware that are designed for the above purpose of broadcasting.

As a measure for replacing such a very expensive special broadcasting system and for shortening a process period of time to transfer a 3DCG image, Japanese Patent Public Disclosure No. HEISEI 5 (1993)-91413 discloses a superimposing apparatus in which, before broadcasting, a 3DCG image that rendered a necessary image has been once stored in a storage device such as a hard disk memory or the like, and then the stored 3DCG image is invoked at a suitable timing upon broadcasting the 3DCG image and is mixed and transferred.

However, such a superimposing apparatus requires a mass-storage device since the apparatus must pre-render necessary images and store them in the storage device. Since the apparatus also requires a pre-rendering time, it induces vainness in economy and time. Accordingly, the apparatus cannot comply with an application of a superimposer requiring immediacy.

OBJECT AND SUMMARY OF THE INVENTION

An object of the present invention is to provide a superimposing apparatus for broadcasting a 3DCG image that can calculate and superimpose additional information such as characters and figures expressed by a 3DCG image on a TV frame in real time by means of combining a general three-dimensional graphics accelerator board and a conventional TV broadcasting hardware and devising a software processing.

Another object of the present invention is to provide a superimposing method for broadcasting a 3DCG image that can calculate and superimpose additional information such as characters and figures expressed by a 3DCG image on a TV frame in real time by means of combining a general three-dimensional graphics accelerator board and a conventional TV broadcasting hardware and devising a software processing.

Still another object of the present invention is to provide a superimposing apparatus for broadcasting a 3DCG image that can enhance a three-dimensional graphics processing ability by merely exchanging a board of the three-dimensional graphics accelerator in the case where a performance of the accelerator is improved and can utilize a current technology with a minimum cost.

Still another object of the present invention is to provide a superimposing method for broadcasting a 3DCG image that can enhance a three-dimensional graphics processing ability by merely exchanging a board of the three-dimensional graphics accelerator in the case where a performance of the accelerator is improved and can utilize a current technology with a minimum cost.

A superimposing apparatus for broadcasting a 3DCG image in accordance with the present invention comprises: a three-dimensional graphics accelerator for forming a 3DCG image by rendering a 3DCG image datum; and a superimposer for forming a broadcasting image on which said 3DCG image is superimposed by mixing the 3DCG image formed by the three-dimensional graphics accelerator with an input TV signal. The three-dimensional graphics accelerator and superimposer are constructed to operate concurrently.

Since the three-dimensional graphics accelerator and superimposer are constructed to operate simultaneously in a concurrent mode, it is possible to form a 3DCG image having the desired number of fields in real time and transmit it as a superimposed image if a period of time in which the three-dimensional graphics accelerator processes a frame and a period of time in which the superimposer processes a frame are within a limit period of time (in fact, a longer one of both periods of time). Although the limit period of time is different in the above broadcasting system, it will be about 16.67 msec (60 field/second) in NTSC system (even if it is the shortest period of time). Preferably, a frame to be mixed in the superimposer is a previous frame advanced by one frame from a frame to be concurrently rendered in the three-dimensional computer graphics accelerator. This means that a memory capacity for temporarily storing the frame rendered in the three-dimensional graphics accelerator can be suppressed as small as possible until the rendered frame is mixed with an input TV signal having a corresponding frame.

A three-dimensional graphics accelerator to be used in the apparatus of the present invention is a general-purpose graphics accelerator board which has a function of processing a 3DCG image at a high speed but is not contemplated for a TV broadcasting application. A superimposer to be used in the apparatus is a superimposer board which has a function of mixing a frame memory datum in a TV broadcasting application but is not contemplated to process a 3DCG image at a high speed. Also, the apparatus of the present invention can be constructed by installing the graphics accelerator board and superimposer board in a general-purpose compact computer that includes at least two CPUs or a MPU. Preferably, the apparatus of the present invention includes a system memory that can read out a frame memory (a video memory) datum from the graphics accelerator board and write a frame memory (a video memory) datum into the superimposer board.

A general-purpose graphics accelerator board and a superimposer board can be used. This requires no special system designed to transfer a 3DCG image in real time.

Further, if a performance of a three-dimensional graphics accelerator is improved, it is possible to enhance an ability of a three-dimensional graphics process by merely exchanging a new board for the old one and also possible to utilize a current technology with a minimum cost. Also, the apparatus of the present invention can be constructed by installing a graphics accelerator board and a superimposer board in a general-purpose compact computer. This similarly requires no expensive system designed for the application of broadcasting. It is possible to produce a high performance superimposing apparatus for broadcasting a 3DCG image more inexpensively. A frame memory datum (a video memory) is transferred between the graphics accelerator board and the superimposer board through the system memory. This eliminates an additional storage device for a 3DCG image and contributes to reduce a cost.

The apparatus of the present invention can form a 3DCG image, mix it with an input TV signal, and transmit the mixed signal. Consequently, a change or motion of contents and figure configurations displayed on the basis of external information can be altered in real time.

Further scope of applicability of the present invention will become more apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications with the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other features of the present invention will become apparent to one skilled in the art to which the present invention relates upon consideration of the invention with reference to the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention, and wherein:

FIG. 1 is a schematic diagram illustrating a process for superimposing a 3DCG image on an input TV signal in real time;

FIG. 2 is a block diagram of an embodiment of a superimposing apparatus for broadcasting a 3DCG image in accordance with the present invention;

FIG. 3 is a schematic diagram illustrating a flow of processes required in the apparatus shown in FIG. 2;

FIG. 4 is a time-line chart illustrating a relationship between a field transfer and a process in an embodiment of the present invention;

FIG. 5 is a block diagram illustrating a manner for transferring a rendering image every field in an embodiment of the present invention;

FIG. 6 is a flow chart of a CPU for carrying out a rendering process of a three-dimensional image in an embodiment of the present invention; and

FIG. 7 is a flow chart of a CPU for carrying out a mixing and transmitting process in an embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiment in accordance with the present invention will be described below by referring to the drawings.

A superimposing apparatus for broadcasting a 3DCG image, as shown in FIG. 2, includes a multiprocessor system. The multiprocessor system includes a three-dimensional graphics accelerator 1 for processing a high speed 3DCG image, a superimposer 2 for superimposing the 3DCG image on an input TV signal, a system memory 3 disposed between the three-dimensional graphics accelerator 1 and the superimposer 2, and two central processing units (CPU) 4 and 5 for controlling the three-dimensional graphics accelerator 1 and superimposer 2, respectively. The CPUs 4 and 5 control the respective three-dimensional graphics accelerator 1 and superimposer 2 individually. A single CPU may be used to control them, if the CPU has a performance that can complete a process described below within a given period of time. A CPU that controls an operating system (OS) in the present apparatus may be diverted to control them. It will be easily understood for a person skilled in the art that a microprocessor unit (MPU) can be substituted for a plurality of CPUs. A display monitor 6 is provided to confirm an operation of the multiprocessor system by an operator. The operator manually controls the operation of the multiprocessor system in accordance with information on the display monitor 6.

It should be noted that such construction can be realized not by using a special device designed for broadcasting application but by attaching a general board of the three-dimensional graphics accelerator 1 to an accelerated graphics port (AGP) slot and also attaching a board of the superimposer 2 to a protocol control information (PCI) slot in a general purpose computer having a plurality of CPUs, a work station, or the like. A three-dimensional graphics accelerator board that can calculate a 3DCG image at high speed and high quality is commonly universalized in a general application except for a broadcasting application. The board improves its performance day by day. Accordingly, it should be noted that the three-dimensional graphics accelerator can be selected and changed in compliance with applications and costs.

A method for transmitting 3DCG image as a superimposed image by using the above constructed apparatus of the present invention will be described below by referring to FIG. 3.

The method comprises: a process (S1) of pre-processing information necessary for a rendering process; a process (S2) of forming a 3DCG image having one frame by carrying out a rendering process in the three-dimensional graphics accelerator 1; a process (S3) of loading a frame buffer by storing a 3DCG image datum in a frame memory (video memory) in the three-dimensional graphics accelerator 1; a process (S4) of reading out the 3DCG image datum stored in the frame memory (video memory) in the three-dimensional graphics accelerator 1 into the system memory 3; a process (S5) of pre-mixing the image datum read out into the system memory 3; a process (S6) of transferring the pre-mixed image datum to the frame memory in the superimposer 2 to superimpose the datum on the input TV signal; and a process (S7) of transmitting the mixed signal from the superimposer 2.

Such processes in the three-dimensional graphics accelerator 1 and superimposer 2 are carried out as a chain of a work. In the present invention, the three-dimensional graphics accelerator 1 operates together with the superimposer 2. That is, it is one of the most significant features in the present invention that the mixing process is proceeded in the superimposer 2 when the rendering process is proceeded in the three-dimensional graphics accelerator 1.

In order to effect the processes from the rendering process to the mixing process in a concurrent mode, a rendering frame in the three-dimensional graphics accelerator 1 is delayed by one frame from a mixing frame in the superimposer 2. In the prior art, when a smooth animation in a field unit described above is realized within a time limit of period T determined by the number of frames to be transmitted, serial processes including the rendering and mixing processes must be carried out within the time limit of period in accordance with NTSC broadcasting system or PAL broadcasting system. The time limit of period T is about 16.67 msec per second (about 60 field/second) in the case of the NTSC system. However, in the present invention, the rendering process and mixing process are carried out within the time limit of period T, respectively.

In more detail, the CPU 4 designates information necessary to render the 3DCG image datum to the three-dimensional graphics accelerator 1 (pre-calculating process S1), causes the three-dimensional graphics accelerator 1 to start the rendering process S2, and causes the system memory 3 to read out the 3DCG image stored in the frame memory (video memory) in the three-dimensional graphics accelerator 1 (frame buffer loading process S3). The present invention can be applied to transmission of a superimposed image using the 3DCG image by completing the processes from pre-calculating process S1 to the frame buffer loading process S3 within the time limit of period T.

The CPU 5 operates a pre-mixing process S5 for mixing the 3DCG image (S4) read out into the system memory 3, transfers the pre-mixed datum to a mixing frame in the superimposer 2, operates a mixing process S6 in accordance with an input TV signal S in the superimposer 2, and transmits them (S7). In an embodiment shown in FIG. 3, the apparatus of the present invention has a third CPU 7. The CPU 7 covers a basic process of a system such as an OS or the like in the above serial processes. The CPU 4 or 5 may cover the basic process in its idle time in lieu of the CPU 7.

In another aspect, the concurrent processes shown in FIG. 3 can be realized by alternately repeating a process of odd fields and a process of even fields, as shown in FIG. 4. Rendering R1, R2, R3, R4, . . . shown in FIG. 4 unify the pre-calculating process S1, rendering process S2, frame buffer loading process S3 shown in FIG. 3 as a single block. Similarly, mixing and transferring C1, C2, C3, . . . unify the pre-mixing process S5, transferring process, frame mixing process S6 shown in FIG. 3 as a single block.

The above processes are explained in accordance with time series direction. Firstly, rendering R1 for the first even field F2 starts in the three-dimensional graphics accelerator 1. The first odd field F1 is transmitted as a blank image cleared before hand, since the image to be transferred by the superimposer 2 is not prepared when the rendering RI is completed. After completing the rendering R1, rendering R2 for the second odd field F3 starts and mixing and transferring process C1 for the first even field F2 in the superimposer 2 starts. When the rendering R2 is completed, the first even field F2 for broadcasting processed in the mixing and transferring process C1 is transmitted. By sequentially repeating the processes in the odd fields and even fields, the second odd field F3, the second even field F4, the third odd field F5 . . . are sequentially transmitted.

Since reading and writing processes conflict with each other if the same memory space is designated when transferring a frame memory to the system memory after completing the rendering process and when transferring a frame memory from the system memory to the superimposer as a pre-mixing process in the case of effecting the concurrent action, a memory bank to be used should be changed for an odd field process and an even field process. FIG. 5 shows a more actual process flow to achieve this object. A flag 8 is a flag for changing the memory bank. A memory bank 3A is used for the even field process while a memory bank 3B is used for the odd field process. The flag 8 is changed in accordance with an input TV signal transferred into the superimposer 2.

In more detail, as shown in FIG. 6, the flag 8 (see FIG. 4) is cleared into zero (0) in an resetting S10 and a system memory having a resolution required for transferring and having two banks is reset into a blank state. An operator inputs operating information in an external operation S11 to reflect the information in a pre-rendering process S12. This includes, for example, a change of display contents of superimposed images, a displacement of a display position, and the like. In rendering S13, the three-dimensional graphics accelerator 1 renders the 3DCG image. The rendered image is transferred to the system memory bank 3A or 3B (S15a or S15b) on the basis of a condition branch S14. Then, after waiting for a result of a permitting process S16, it is decided whether rendering of a next frame should be started or not in accordance with a condition of the condition branch S17. These processes are controlled by one of the CPUs. The result of the permitting process S16 is obtained from the process in the superimposer 2 shown in FIG. 7. The result is a protective measure by which the process in the rendering is prevented from preceding the mixing and transferring process in the superimposer. When being permitted, a process returns to the external operation S11 and pre-rendering process S12 again. If a system stopping process is carried out in the external operation S11, an ending process is done rapidly to bring any process into coming out from the loop. Then, the process is ended safely.

Simultaneously with the start of the rendering process in the three-dimensional graphics accelerator 1 shown in FIG. 6, the other CPU starts a mixing and transferring process in the superimposer 2 shown in FIG. 7. A process for waiting for intervening of an input TV signal from the external is performed firstly in the superimposer. When the intervening signal is received, the 3DCG image datum rendered from the system memory bank 3A or 3B can be loaded (S22a or S22b) in accordance with a state (S21) of the flag 8 (see FIG. 4). Then, a flag inversion process is carried out in accordance with an indication of a flag set S23a or S23b. Next, switching of the memory bank to be used is effected. A permitting process S24 is issued to the process S17 for waiting for permission of rendering pursuance shown in FIG. 6. This synchronizes serial rendering processes shown in FIG. 6 with the trailing image mixing process S25 and transmitting process S26. The concurrent action processes shown in FIG. 2 are completely synchronized.

On the other hand, the basic process of the OS and the like by using the CPU 7 shown in FIG. 3 can be carried out during the process S17 for waiting for permission of rendering pursuance shown in FIG. 6 or during the process S20 for waiting for the input TV signal shown in FIG. 7. The idle time of the CPU 4 or CPU 5 can be utilized in lieu of the CPU 7. The OS can automatically select this action.

According to the present invention, it is possible to combine a generally universalized three-dimensional graphics accelerator and a broadcasting board used currently for broadcasting that can be utilized in a multiprocessor personal computer (PC) or working storage (WS) even if there is not a hardware for mixing a high quality 3DCG image in real time for the purpose of broadcasting. Consequently, it is possible to construct a apparatus for broadcasting a superimposed image that can superimpose a 3DCG image on an input TV signal in real time without designing a new hardware.

Further, this means that a high quality 3DCG image can be obtained by exchanging a conventional three-dimensional graphics accelerator for a new three-dimensional graphics accelerator if a performance of the accelerator is improved in the future. This is a great merit in cost in comparison with production of a hardware having a broadcasting function. A period of time for preparing a TV program can be extremely reduced, since a software if or transferring a superimposed image is not altered to meet a new hardware.

From the above description of the invention, those skilled in the art will perceive improvements, changes and modifications. Such improvements, changes and modifications within the skill of the art are intended to be covered by the appended claims.

The entire disclosure of Japanese Patent Application No. 2002-137391 filed on May 13, 2002 including specification, claims, drawings and summary is incorporated herein by reference in its entirety.

*


Free Web Sudoku Puzzles.
Solve with your browser.
        2       4
9   6 1          
7   4   5   2    
      7 6 8 9 1  
                 
  3 8 9 4 2      
    2   3   7   9
          7 6   5
5       9        
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!