System and software for matched aligned and unaligned storage instructions Number:7,386,706 from the United States Patent and Trademark Office (PTO) owispatent

Title: System and software for matched aligned and unaligned storage instructions

Abstract: A system and software for improving the performance of processors by incorporating an execution unit operable to decode and execute single instructions in an instruction set comprising (a) group instructions that operate on a plurality of data elements in partitioned fields of a register to produce a catenated result, (b) aligned memory operations that move data between memory and register where the memory operand is aligned, and (c) unaligned memory operations where the memory operand is unaligned.

Patent Number: 7,386,706 Issued on 06/10/2008 to Hansen,   et al.

---

Inventors:	Hansen; Craig (Los Altos, CA), Moussouris; John (Palo Alto, CA)
Assignee:	Microunity Systems Engineering, Inc. (Sunnyvale, CA)
Appl. No.:	10/716,568
Filed:	November 20, 2003

---

Related U.S. Patent Documents

---

	Application Number	Filing Date	Patent Number	Issue Date
	10436340	May., 2003
	09534745	Mar., 2000	6643765
	09382402	Aug., 1999	6295599
	09169963	Oct., 1998	6006318
	08754827	Nov., 1996	5822603
	08516036	Aug., 1995	5742840
	10716568
	09922319	Aug., 2001	6725356
	09382402	Aug., 1999	6295599
	09169963	Oct., 1998	6006318
	08754827	Nov., 1996	5822603
	08516036	Aug., 1995	5742840
	60097635	Aug., 1998

---

Current U.S. Class:	712/204 ; 712/225
Field of Search:	712/225,201,212,210,204 711/201,212

---

References Cited [Referenced By]

---

U.S. Patent Documents

4025772	May 1977	Constant
4489393	December 1984	Kawahara et al.
4658349	April 1987	Tabata et al.
4701875	October 1987	Konishi et al.
4727505	February 1988	Konishi et al.
4814976	March 1989	Hansen et al.
4852098	July 1989	Brechard et al.
4875161	October 1989	Lahti et al.
4876660	October 1989	Owen et al.
4893267	January 1990	Alsup et al.
4949294	August 1990	Wambergue
4953073	August 1990	Moussouris et al.
4956801	September 1990	Priem et al.
4959779	September 1990	Weber et al.
4969118	November 1990	Montoye et al.
4975868	December 1990	Freerksen
5032865	July 1991	Schlunt
5081698	January 1992	Kohn
5113506	May 1992	Moussouris et al.
5155816	October 1992	Kohn
5157388	October 1992	Kohn
5161247	November 1992	Murakami et al.
5179651	January 1993	Taaffe et al.
5201056	April 1993	Daniel et al.
5208914	May 1993	Wilson et al.
5231646	July 1993	Heath et al.
5233690	August 1993	Sherlock et al.
5241636	August 1993	Kohn
5268855	December 1993	Mason et al.
5268995	December 1993	Diefendorff et al.
5280598	January 1994	Osaki et al.
5347643	September 1994	Kondo et al.
5408581	April 1995	Suzuki et al.
5412728	May 1995	Besnard et al.
5423051	June 1995	Fuller et al.
5426600	June 1995	Nakagawa et al.
5430660	July 1995	Hengeveld et al.
5471628	November 1995	Phillips et al.
5481719	January 1996	Ackerman et al.
5487024	January 1996	Girardeau, Jr.
5500811	March 1996	Corry
5515520	May 1996	Hatta et al.
5533185	July 1996	Lentz et al.
5557724	September 1996	Sampat et al.
5588152	December 1996	Dapp et al.
5590365	December 1996	Ide et al.
5592405	January 1997	Gove et al.
5600814	February 1997	Gahan et al.
5636351	June 1997	Lee
5640543	June 1997	Farrell et al.
5642306	June 1997	Mennemeier et al.
5666298	September 1997	Peleg et al.
5669010	September 1997	Duluk, Jr.
5673407	September 1997	Poland et al.
5675526	October 1997	Peleg et al.
5680338	October 1997	Agarwal et al.
5721892	February 1998	Peleg et al.
5734874	March 1998	Van Hook et al.
5742840	April 1998	Hansen et al.
5757432	May 1998	Dulong et al.
5758176	May 1998	Agarwal et al.
5768546	June 1998	Kwon
5778412	July 1998	Gafken
5802336	September 1998	Peleg et al.
5809292	September 1998	Wilkinson et al.
5818739	October 1998	Peleg et al.
5825677	October 1998	Agarwal et al.
5828869	October 1998	Johnson et al.
5835782	November 1998	Lin et al.
5886732	March 1999	Humpleman
5887183	March 1999	Agarwal et al.
5922066	July 1999	Cho et al.
5983257	November 1999	Dulong et al.
5996057	November 1999	Scales, III et al.
6016538	January 2000	Guttag et al.
6041404	March 2000	Roussel et al.
6052769	April 2000	Huff et al.
6092094	July 2000	Ireton
6173393	January 2001	Palanca et al.
6275834	August 2001	Lin et al.
6401194	June 2002	Nguyen et al.
6425073	July 2002	Roussel et al.
6453368	September 2002	Yamamoto
6516406	February 2003	Peleg et al.
6567908	May 2003	Furuhashi
6643765	November 2003	Hansen et al.
6725356	April 2004	Hansen et al.

Foreign Patent Documents

	1 323 451		Oct., 1993		CA
	0 468 820		Jan., 1992		EP
	0 651 321		May., 1995		EP
	0 654 733		May., 1995		EP
	S60-217435		Oct., 1985		JP
	3268024		Nov., 1991		JP
	6095843		Apr., 1994		JP
	WO 93/01565		Jan., 1993		WO
	WO93/11500		Jun., 1993		WO
	WO 97/07450		Feb., 1997		WO

Other References

IEEE Draft Standard for "Scalable Coherent Interface-Low-Voltage Differential Signal Specifications and Packet Encoding", IEEE Standards Department, P1596.3/D0.15 (Mar. 1992). cited by other . IEEE Draft Standard for "High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)," IEEE Standards Department, Draft 1.25 IEEE P1596.4-199X (May 1995). cited by other . Gerry Kane et al., "MIPS RISC Architecture," Prentice Hall (1995). cited by other . IBM, "The PowerPC Architecture: A Specification For A New Family of RISC Processors," 2nd Ed., Morgan Kaufmann Publishers, Inc., (1994). cited by other . Hewlett-Packard Co., "PA-RISC 1.1 Architecture and Instruction Set," Manual Part No. 09740-90039, (1990). cited by other . MIPS Computer Systems, Inc., "MIPS R4000 User's Manual," Mfg. Part No. M8-00040, (1990). cited by other . i860.TM. Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn. cited by other . Gove, "The MVP: A Highly-Integrated Video Compression Chip," IEEE Data Compression Conference, pp. 215-224 (Mar. 1994). cited by other . Gove, "The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP Applications," IEEE DSP Workshop, pp. 27-30 (Oct. 2-5, 1994). cited by other . Guttag et al., "A Single-Chip Multiprocessor for Multimedia: The MVP," IEEE Computer Graphics & Applications, pp. 53-64 (Nov. 1992). cited by other . Lee et al., "MediaStation 5000: Integrating Video and Audio," IEEE Multimedia pp. 50-61 (Summer 1994). cited by other . TMS320C80 (MVP) Parallel Processor User's Guide, Texas Instruments (Mar. 1995). cited by other . TMS320C80 (MVP) Master Processor User's Guide, Texas Instruments (Mar. 1995). cited by other . Bass et al., "The PA 7100LC Microprocessor: A Case Study of IC Design Decisions in a Competitive Environment," Hewlett-Packard Journal, vol. 46, No. 2, pp. 12-22 (April 1995). cited by other . Bowers et al., "Development of a Low-Cost, High Performance, Multiuser Business Server System," Hewlett-Packard Journal, vol. 46, No. 2, p. 79 (Apr. 1995). cited by other . Gwennap, "New PA-RISC Processor Decodes MPEG Video: Hewlett-Packard's PA-7100LC Uses New Instructions to Eliminate Decoder Chip," Microprocessor Report, pp. 16-17 (Jan. 24, 1994). cited by other . Gwennap, "Digital MIPS Add Multimedia Extensions," Microdesign Resources, pp. 24-28 (Nov. 18, 1996). cited by other . Kurpanek et al., "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface," IEEE COMPCON '94, pp. 375-382 (Feb. 28-Mar. 4, 1994). cited by other . Lee et al., "Pathlength Reduction Features in the PA-RISC Architecture," IEEE COMPCON, pp. 129-135 (Feb. 24-28, 1992). cited by other . Lee et al., "Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7100LC Processors," Hewlett-Packard Journal, vol. 46, No. 2, pp. 60-68 (Apr. 1995). cited by other . Lee, "Realtime MPEG Video via Software Decompression on a PA-RISC Processor," IEEE, pp. 186-192 (1995). cited by other . Martin, "An Integrated Graphics Accelerator for a Low-Cost Multimedia Workstation," Hewlett-Packard Journal, vol. 46, No. 2, pp. 43-50 (Apr. 1995). cited by other . Undy et al., "A Low-Cost Graphics and Multimedia Workstation Chip Set," IEEE Micro, pp. 10-22 (Apr. 1994). cited by other . HP 9000 Series 700 Workstations Technical Reference Manual: Model 712, Hewlett-Packard (Jan. 1994). cited by other . PA-RISC 1.1 Architecture and Instruction Set Reference Manual, Third Edition, Hewlett-Packard (Feb. 1994). cited by other . Ang, "StarT Next Generation: Integrating Global Caches and Dataflow Architecture," Proceedings of the ISCA 1992 Dataflow Workshop (1992). cited by other . Beckerle, "Overview of the StarT (*T) Multithreaded Computer," IEEE COMPCON '93, pp. 148-156 (Feb. 22-26, 1993). cited by other . Diefendorff et al., "The Motorola 88110 Superscalar RISC Microprocessor," IEEE pp. 157-162 (1992). cited by other . Gipper, "Designing Systems for Flexibility, Functionality, and Performance with the 88110 Symmetric Superscalar Microprocessor," IEEE (1992). cited by other . Nikhil et al., "*T: A Multithreaded Massively Parallel Architecture," Computation Structures Group Memo 325-2, Laboratory for Computer Science, Massachusetts Institute of Technology (Mar. 5, 1992). cited by other . Papadopoulos et al., "*T: Integrated Building Blocks for Parallel Computing," ACM, pp. 624-635 (1993). cited by other . Patterson, "Motorola Announces First High Performance Single Board Computer Using Superscalar Chip," Motorola Computer Group (Sep. 1992). cited by other . M. Phillip, "Performance Issues for 88110 RISC Microprocessor," IEEE, 1992. cited by other . M. Smotherman et al., "Instruction Scheduling for the Motorola 88110," IEEE, 1993. cited by other . R. Mueller, "The MC88110 Instruction Sequencer," Northcon, 1992. cited by other . J. Arends, "88110: Memory System and Bus Interface," Northcon, 1992. cited by other . K. Pepe, "The MC88110's High Performance Load/Store Unit," Northcon, 1992. cited by other . J. Maguire, "MC88110: Datpath," Northcon, 1992. cited by other . Abel et al., "Extensions to FORTRAN for Array Processing," ILLIAC IV Document No. 235, Department of Computer Science, University of Illinois at Urbana-Champaign (Sep. 1, 1970). cited by other . Barnes et al., "The ILLIAC IV Computer," IEEE Transactions on Computers, vol. C-17, No. 8, pp. 746-757 (Aug. 1968). cited by other . Knapp et al., "Bulk Storage Applications in the ILLIAC IV System," ILLIAC IV Document No. 250, Center for Advanced Computation, University of Illinois at Urbana-Champaign (Aug. 3, 1971). cited by other . Awaga et al., "The .mu. VP 64-bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation," IEEE Micro, vol. 13, No. 5, pp. 24-36 (Oct. 1993). cited by other . Takahashi et al., "A 289 MFLOPS Single Chip Vector Processing Unit," The Institute of Electronics, Information, and Communication Engineers Technical Research Report, pp. 17-22 (May 28, 1992). cited by other . Uchiyama et al., "The Gmicro/500 Superscalar Microprocessor with Branch Buffers," IEEE Micro (Oct. 1993). cited by other . Broughton et al., "The S-1 Project: Top-End Computer Systems for National Security Applications," (Oct. 24, 1985). cited by other . Farmwald et al., "Signal Processing Aspects of the S-1 Multiprocessor Project," SPIE vol. 241, Real-Time Signal Processing (1980). cited by other . Farmwald, "High Bandwidth Evaluation of Elementary Functions," IEEE Proceedings, 5th Symposium on Computer Arithmetic (1981). cited by other . Gilbert, "An Investigation of the Partitioning of Algorithms Across an MIMD Computing System," (Feb. 1980). cited by other . Widdoes, "The S-1 Project: Developing High-Performance Digital Computers," IEEE Computer Society COMPCON Spring 1980 (Dec. 11, 1979). cited by other . Cornell, S-1 Uniprocessor Architecture SMA-4. cited by other . The S-1 Project, Jan. 1985, S-1 Technical Staff. cited by other . S-1 Architecture and Assembler SMA-4 Manual, Dec. 19, 1979 (Preliminary Version). cited by other . Michielse, "Performing the Convex Exemplar Series SPP System," Proceedings of Parallel Scientific Computing, First Intl Workshop, PARA '94, pp. 375-82 (Jun. 20-23, 1994). cited by other . Wadleigh et al., "High Performance FFT Algorithms for the Convex C4/XA Supercomputer," Poster, Conference on Supercomputing, Washington, D.C. (Nov. 1994). cited by other . C4 Technical Overview (Sep. 23, 1993). cited by other . Saturn Assembly Level Performance Tuning Guide (Jan. 1, 1994). cited by other . Saturn Differences from C Series (Feb. 6, 1994). cited by other . "Convex Adds GaAs System," Electronic News (Jun. 20, 1994). cited by other . Convex Architecture Reference Manual, Sixth Edition (1992). cited by other . Convex Assembly Language Reference Manual, First Edition (Dec. 1991). cited by other . Convex Data Sheet C4/XA Systems, Convex Computer Corporation. cited by other . Saturn Overview (Nov. 12, 1993). cited by other . Convex Notebook containing various "Machine Descriptions". cited by other . "Convex C4/XA Offer 1 GFLOPS from GaAs Uniprocessor," Computergram International, Jun. 15, 1994. cited by other . Excerpt from Convex C4600 Assembly Language Manual, 1995. cited by other . Excerpt from "Advanced Computer Architectures--A Design Space Approach," Chapter 14.8, "The Convex C4/XA System". cited by other . Convex C4600 Assembly Language Manual, First Edition, May 1995. cited by other . Alvarez et al., "A 450MHz PowerPC Microprocessor with Enhanced Instruction Set and Copper Interconnect," ISSCC (Feb. 1999). cited by other . Tyler et al., "AltiVec.TM.: Bringing Vector Technology to the PowerPC.TM. Processor Family," IEEE (Feb. 1999). cited by other . AltiVec.TM. Technology Programming Environments Manual (1998). cited by other . Atkins, "Performance and the i860 Microprocessor," IEEE Micro, pp. 24-27, 72-78 (Oct. 1991). cited by other . Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings vol. 1, pp. 275-284 (Apr. 17-20, 1989). cited by other . Grimes et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 85-94 (Jul. 1989). cited by other . Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (Feb. 15, 1989). cited by other . Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (Apr. 11-13, 1989). cited by other . Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (Aug. 1989). cited by other . Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-456 (1989). cited by other . Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990). cited by other . Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997). cited by other . Patel et al., "Architectural Features of the i860--Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-390 (1989). cited by other . Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-384 (1989). cited by other . Perry, "Intel's Secret is Out," IEEE Spectrum, pp. 22-28 (Apr. 1989). cited by other . Sit et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-379 (1989). cited by other . i860 XP Microprocessor Data Book, Intel Corporation (May 1991). cited by other . Paragon User's Guide, Intel Corporation (Oct. 1993). cited by other . N15 Micro Architecture Specification, dated April 29, 1991. cited by other . N15 External Architecture Specification, dated Oct. 17, 1990. cited by other . N15 External Architecture Specification, dated Dec. 14, 1990. cited by other . N15 Product Requirements Document, dated Dec. 21, 1990. cited by other . N15 Product Implementation Plan, dated Dec. 21, 1990. cited by other . N12 Performance Analysis document version 2.0, dated Sep. 21, 1990. cited by other . Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (Feb. 25-29, 1996). cited by other . Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995). cited by other . Arnould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," ACM (1989). cited by other . Bell, "Ultracomputers: A Teraflop Before Its Time," Communications of the ACM, (Aug. 1992) pp. 27-47. cited by other . Broomell et al., "Classification Categories and Historical Development of Circuit Switching Topologies," Computing Surveys, vol. 15, No. 2, pp. 95-133 (Jun. 1983). cited by other . Culler et al., "Analysis of Multithreaded Microprocessors Under Multiprogramming," Report No. UCB/CSD 92/687 (May 1992). cited by other . Donovan et al., "Pixel Processing in a Memory Controller," IEEE Computer Graphics and Applications, pp. 51-61 (Jan. 1995). cited by other . Fields, "Hunting for Wasted Computing Power: New Software for Computing Networks Puts Idle PC's to Work," Univ. of Wisconsin-Madison, http://www.cs.wisc.edu/condor/doc/WiscIdea.html (1993). cited by other . Geist, "Cluster Computing: The Wave of the Future?," Oak Ridge National Laboratory, 84OR21400 (May 30, 1994). cited by other . Ghafoor, "Systolic Architecture for Finite Field Exponentiation," IEEE Proceedings, vol. 136 (Nov. 1989). cited by other . Giloi, "Parallel Programming Models and their Interdependence with Parallel Architectures," IEEE Proceedings (Sep. 1993). cited by other . Hwang et al., "Parallel Processing for Supercomputers and Artificial Intelligence," (1993). cited by other . Hwang, "Advanced Computer Architecture: Parallelism, Scalability, Programmability," (1993). cited by other . Hwang, "Computer Architecture and Parallel Processing," McGraw Hill (1984). cited by other . Iwaki, "Architecture of a High Speed Reed-Solomon Decoder," IEEE Consumer Electronics (Jan. 1994). cited by other . Jain et al., "Square-Root, Reciprocal, SINE/COSINE, Arctangent Cell for Signal and Image Processing," IEEE ICASSP '94, pp. II-521-II-524 (Apr. 1994). cited by other . Laudon et al., "Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors," Technical Report: CSL-TR-92-523 (May 1992). cited by other . Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Transactions on Computers, vol. C-24, No. 12, pp. 99-109 (Dec. 1975). cited by other . Le-Ngoc, "A Gate-Array-Based Programmable Reed-Solomon Codec: Structure-Implementation-Applications," IEEE Military Communications (1990). cited by other . Litzkow et al., "Condor--A Hunter of Idle Workstations," IEEE (1988). cited by other . Markstein, "Computation of Elementary Functions on the IBM RISC System/6000 Processor," IBM J. Res. Develop., vol. 34, No. 1, pp. 111-119 (Jan. 1990). cited by other . Nienhaus, "A Fast Square Rooter Combining Algorithmic and Table Lookup Techniques," IEEE Proceedings Southeastcon, pp. 1103-1105 (1989). cited by other . Renwick, "Building a Practical HIPPI LAN," IEEE, pp. 355-360 (1992). cited by other . Rohrbacher et al., "Image Processing with the Staran Parallel Computer," IEEE Computer, vol. 10, No. 8, pp. 54-59 (Aug. 1977) (reprinted version pp. 119-124). cited by other . Ryne, "Advanced Computers and Simulation," IEEE, pp. 3229-3233 (1993). cited by other . Siegel, "Interconnection Networks for SIMD Machines," IEEE Computer, vol. 12, No. 6 (Jun. 1979) (reprinted version pp. 110 118). cited by other . Singh et al., "A Programmable HIPPI Interface for a Graphics Supercomputer," ACM (1993). cited by other . Smith, "Cache Memories," Computing Surveys, vol. 14, No. 3 (Sep. 1982). cited by other . Tenbrink et al., "HIPPI: The First Standard for High-Performance Networking," Los Alamos Science (1994). cited by other . Tolmie, "Gigabit LAN Issues: HIPPI, Fibre Channel, or ATM," Los Alamos National Laboratory Report No. LA-UR 94-3994 (1994). cited by other . Tolmie, "HIPPI: It's Not Just for Supercomputers Anymore," Data Communications (May 8, 1995). cited by other . Toyokura et al., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipelined Architecture for MPEG2 CODEC," ISSCC94, Section 4, Video and Communications Signal Processors, Paper WP 4.5, pp. 74-75 (1994). cited by other . Tullsen et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture (Jun. 1995). cited by other . Turcotte, "A Survey of Software Environments for Exploiting Networked Computing Resources," Engineering Research Center for Computational Field Simulation (June 11, 1993). cited by other . Vetter et al., "Network Supercomputing: Connecting Cray Supercomputers with a HIPPI Network Provides Impressively High Execution Rates," IEEE Network (May 1992). cited by other . Wang, "Bit-Level Systolic Array for Fast Exponentiation in GF(2m)," IEEE Transactions on Computers, vol. 43, No. 7, pp. 838-841 (Jul. 1994). cited by other . Ware et al., "64 Bit Monolithic Floating Point Processors," IEEE Journal of Solid-State Circuits, vol. Sc-17, No. 5 (Oct. 1982). cited by other . "Bit Manipulator," IBM Technical Disclosure Bulletin, pp. 1575-1576 (Nov. 1974). cited by other . Finney et al., "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, pp. 699-701 (Jul. 1986). cited by other . Data General AViiON AV500, 550, 4500 and 5500 Servers. cited by other . Jovanovic et al., "Computational Science: Advances Through Collaboration," San Diego Supercomputer Center Science Report (1993). cited by other . High Performance Computing and Communications: Toward a National Information Infrastructure, National Science Foundation (NSF) (1994). cited by other . National Coordination Office for High Performance Computing and Communications, "High Performance Computing and Communications: Foundation for America's Information Future" (1996). cited by other . Wilson, "The History of the Development of Parallel Computing," http://ei.cs.vt.edu/.about.history/Parallel.html. cited by other . IEEE Standard 754 (ANSI/IEEE Std. 754-1985). cited by other . Original Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed Mar. 26, 2004. cited by other . Amended Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed Apr. 20, 2004. cited by other . Expert Witness Report of Richard A. Killworth, Esq., MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed Sep. 12, 2005. cited by other . Declaration and Expert Witness Report of Ray Mercer Regarding Written Description and Enablement Issues, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed Sep. 12, 2005. cited by other . Corrected Expert Report of Dr. Stephen B. Wicker Regarding Invalidity of U.S. Patent Nos. 5,742,840; 5,794,060; 5,764,061; 5,809,321; 6,584,482; 6,643,765; 6,725,356 and Exhibits A-1; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed Oct. 6, 2005. cited by other . Defendants Intel and Dell's Invalidity Contentions with Exhibits A-G; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern Distict of Texas, Marshall Division filed Sep. 19, 2005. cited by other . Defendants Dell Inc. and Intel Corporation's Identification of Prior Art Pursuant to 35 USC {282; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed Oct. 7, 2005. cited by other . Request for Inter Partes Reexamination Under 35 USC {{ 311-318 of U.S. Appl. No. 6,725,356 filed on Jun. 28, 2005. cited by other . Deposition of Larry Mennemeier on Sep. 22, 2005 and Exhibit 501; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division. cited by other . Deposition of Leslie Kohn on Sep. 22, 2005; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. No. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division. cited by other . Intel Article, "Intel Announces Record Revenue of 9.96 Billion", Oct. 18, 2005. cited by other . The New York Times Article, "Intel Posts 5% Profit Increase on Demand for Notebook Chips", Oct. 19, 2005. cited by other . USA Today Article, "Intel's Revenue Grew 18% In Robust Quarter for Tech", Oct. 19, 2005. cited by other . The Wall Street Journal Article, "Intel Says Chip Demand May Slow", Oct. 19, 2005. cited by other . The New York Times Article, "Intel Settlement Revives A Fading Chip Designer", Oct. 20, 2005. cited by other . Markoff, John, "Intel Settlement Revives a Fading Chip Designer," The New York Times (Oct. 20, 2005). cited by other . Intel Press Release, "Intel Announces Record Revenue of $9.96 Billion," Santa Clara, CA, Oct. 18, 2005. cited by other . L. Kohn et al. "The Visual Instruction Set (VIS) in UltraSPARC" IEEE. 1995. 462-469. cited by other . D. Shaver. "A General-Purpose Array Processor for Seismic Processing" (Nov.-Dec. 1984) Jan.-Mar. 1998. 15th Anniversary Issue. 5-26. cited by other . R. Lee. "Accelerating Multimedia with Enhanced Microprocessors" IEEE Micro. Apr. 1995. 22-32. cited by other . N. Margulis. "i860 Microprocessor Architecture" 1990. 8-10, 171-175, 182-183. cited by other . A. Levinthal et al. "Parallel Computers for Graphics Applications" 1987. 193-198. cited by other . K. Diefendorff et al. "Organization of the Motorola 88110 Superscalar RISC Microprocessor" IEEE Micro. Apr. 1992. 40-63. cited by other . L. Gwennap. "IBM Regains Performance Lead with Power2" Microprocessor Report. Oct. 4, 1993. vol. 7, No. 13. 1,6-10. cited by other . L. Gwennap. "IBM Creates Power PC Processors for AS/400"Microprocessor Report. Jul. 31, 1995. 15-16. cited by other . Ide, et al., "A 320-MFLOPS CMOS Floating-point Processing Unit for Superscalar Processors," p. 12-21, Mar. 28, 1993, IEEE J. of Solid-State Circuits. cited by other . K. Uchiyama et al., The Gmicro/500 Superscalar Microprocessor with. Branch Buffers, IEEE Micro, Oct. 1993, p. 12-21. cited by other . Ruby B. Lee, Realtime MPEG Video Via Software Decompression on a PA-RISC Processor, IEEE (1995) . cited by other . Karl M. Guttag et al. "The TMS34010: An Embedded Microprocessor", IEEE Jun. 1988, p. 186-190. cited by other . M. Awaga et al., "The .mu. VP 64-bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation", IEEE Micro, vol. 13, No. 5, Oct. 1993, p. 24-36. cited by other . Tom Asprey et al., "Performance Features of the PA7100 Microprocessor", IEEE Micro (Jun. 1993), p. 22-35. cited by other . Gove, Robert J., "The MVP: A Highly-Integrated Video Compression Chip," IEEE Data Compression Conf., Mar. (1994), pp. 215-224. cited by other . Woobin Lee, et al., "Mediastation 5000: Integrating Video and Audio," IEEE Multimedia, 1994, pp. 50-61. cited by other . Karl, Guttag et. al "A Single-Chip Multiprocessor for Multimedia: The MVP," IEEE Computer Graphics & Applications, Nov. 1992, p. 53-64. cited by other . TMS32OC8O (MVP) Master Processor User's Guide, Texas Instruments, Mar. 1995, p. 1-33. cited by other . TMS320C80 (MVP) Parallel Processor User's Guide ["PP"]; Texas Instruments Mar. 1995, p. 1-80. cited by other . Shipnes, Julie, "Graphics Processing with the 88110 RISC Microprocessor," IEEE COMPCOM, (Spring, 1992) pp. 169-174. cited by other . ILLIAC IV: Systems Characteristics and Programming Manual, May 1, 1972, p. 1-78. cited by other . N. Abel et al., ILLIAC IV Doc. No. 233, Language Specifications for a Fortran-Like Higher Level Language for ILLIAV IV, Aug. 28, 1970, p. 1-51. cited by other . ILLIAC IV Quarterly Progress Report: Oct., Nov., Dec. 1969; Published Jan. 15, 1970, pp. 1-15. cited by other . N.E. Abel et al., Extensions to Fortran for Array Processing (1970) pp. 1-16. cited by other . Morris A, Knapp et al.ILLIAC IV Systems Characteristics and Programming Manual (1972) "Bulk Storage Applications in the ILLIAC IV System," p. 1-10. cited by other . Rohrbacher, Donald, et al., "Image Processing with the Staran Parallel Computer," IEEE Computer, vol. 10, No. 8, pp. 54-59 (Aug. 1977) (reprinted version pp. 119-124). cited by other . Siegel, Howard Jay, "Interconnection Networks for SIMD Machines," IEEE Computer, vol. 12, No. 6, (Jun. 1979) (reprinted version pp. 110-118). cited by other . Mike Chastain, et. al., "The Convex C240 Architecture", Conference of Supercomputing, IEEE 1988, p. 321-329. cited by other . Gwennap, Linley, "New PA-RISC Processor Decodes MPEG Video: HP's PA-71 00LC Uses New Instructions to Eliminate Decoder Chip," Microprocessor Report, (Jan. 24, 1994) pp. 16-17. cited by other . Patrick Knebel et al., "HP's PA7100LC: A Low-Cost Superscalar PARISC Processor," IEEE (1993), pp. 441-447. cited by other . Kurpanek et al., "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface," EEEE (1994), pp. 375-382. cited by other . Hewlett Packard, PA-RISC 1.1 Architecture and Instruction Set Reference Manual, 3rd ed. Feb. 1994, pp. 1-424. cited by other . Margaret Simmons, et. al "A Performance Comparison of Three Supercomputers--Fujitsu VP-2600, NEC SX-3, and Cray Y-MP",. 1991 ACM, p. 150-157. cited by other . Smith, J. E., "Dynamic Instruction Scheduling and the Astronautics ZS-1," Computer, vol. 22, No. 7, Jul. 1989, at 21-35 and/or the Astronautics ZS- 1 computers made used, and/or sold in the United States, pp. 159-173. cited by other . Nikhil et al., "T: A Multithreaded Massively Parallel Architecture" Computation Structures Group Memo 325-2 (Mar. 5, 1992) , pp. 1-13. cited by other . Undy, et al., "A Low-Cost Graphics and Multimedia Workstation Chip Set," IEEE pp. 10-22 (1994). cited by other . Feng, Tse-Yun, "Data Manipulating Functions in Parallel Processors and Their Implementations," IEEE Transactions on Computers, vol. C-23, No. 3, Mar. 1974 (reprinted version pp. 89-98. cited by other . Lawrie, Duncan H., "Access and Alignment of Data in an Array Processor," IEEE Transactions on Computers, vol. c-24, No. 12, Dec. 1975 pp. 99-109. cited by other . Broomell, George, et al., "Classification Categories and Historical Development of Circuit Switching Topologies," Computing Surveys, vol. 15, No. 2, Jun. 1983 pp. 95-133. cited by other . Jain, Vijay, K., "Square-Root, Reciprocal, SINE/COSINE, Arctangent Cell for Signal and Image Processing," IEEEICASSP'94 Apr. 1994 , pp. II-521-II-524. cited by other . Spaderna et al., "An Integrated Floating Point Vector Processor for DSP and Scientific Computing", 1989 IEEE, ICCD, Oct. 1989 p. 8-13. cited by other . Gwennap, Linley, "Digital, MIPS Add Multimedia Extensions," Microdesign Resources Nov. 18, 1996 pp. 24-28. cited by other . Toyokura, M., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG2 CODEC," ISSCC94, Section 4, Video and Communications Signal Processors, Paper WP 4.5, 1994 pp. 74-75. cited by other . Ide, et al., "A 320-MFLOPS CMOS Floating-point Processing Unit for Superscalar Processors," Nobuhiro Ide, et. Al. IEEE Tokyo Section, Denshe Tokyo No. 32, 1993, p. 103-109. cited by other . Papadopoulos et al., "*T: Integrated Building Blocks for Parallel Computing," ACM (1993) p. 824- and p. 625-63.5. cited by other . Ruby B. Lee, "Accelerating Multimedia with Enhanced Microprocessors," IEEE Micro Apr. 1995 p. 22-32. cited by other . Ruby B. Lee, "Realtime MPEG Video Via Software Decompression on a PA-RISC Processor," IEEE (1995), pp. 186-190. cited by other . K. Diefendorff , M. Allen, The Motorola 88110 Superscalar RISC Microprocessor, IEEE Micro, Apr. 1992, p. 157-162. cited by other . Kristen Davidson, Declaration of Kristen Davidson, p. 1 and H. Takahashi et al., A 289 MFLOPS Single Chip Vector Processing Unit, The Institute of Electronics, Information, and Communication Engineers Technical Research Report, May 28, 1992, pp. 17-22. cited by other . Kristen Davidson, Declaration of Kristen Davidson, p. 1 and M. Kimura et al., Development of Ginicro 32-bit Family of Microprocessors, Fujitsu Semiconductor Special Part 2, vol. 43, No. 2, Feb. 1992. cited by other . Bit Manipulator, IBM Technical Disclosure Bulletin, Nov. 1974, pp. 1576-1576 https://www.delphion.com/tdbs/tdb?order=75C+0016. cited by other . "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, Jul. 1986, p. 699-701 https://www.delphion.com/tdbs/tdb?order=86A+61578. cited by other . Motorola MC88110 Second Generation RISC Microprocessor User's Manual (1991). cited by other . Berkerele, Michael J., "Overview of the START (*T) Multithreaded Computer" IEEE Jan. 1993, p. 148-1 56. cited by other . Diefendorff, et al., "Organization of the Motorola 88110 Superscalar RISC Microprocessor" IEEE Micro Apr. 1992, p. 39-63. cited by other . Barnes, et al., The ILLIAC IV Computer, IEEE Transactions on Computers, vol. C-17, No. 8, Aug. 1968. cited by other . Ruby B. Lee et al., Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7 100LC Processors, Hewlett-Packard J. Apr. 1995, p. 60-68. cited by other . Ruby B. Lee, "Realtime MPEG Video Via Software Decompression on a PA-RISC Processor," IEEE 1995, p. 186-192. cited by other . "The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP Applications," Robert J. Gove, IEEE DSP Workshop (1994). cited by other . Convex Assembly Language Reference Manual, First Ed., Dec. 1991. cited by other . Convex Architecture Reference Manual (C Series), Sixth Edition, Convex Computer Corporation (Apr. 1992). cited by other . Manferdelli, et al., "Signal Processing Aspects of the S-1 Multiprocessor Project," submitted to SPIE Annual International Technical Symposium, Sm Diego, Society of Photo Optical Instrumentation Engineers, Jul. 30, 1980, p. 1-8. cited by other . Paul Michael Farmwald, Ph.D. "On the Design of High-Performance Digital Arithmetic Units," Thesis, Aug. 1981, p. 1-95. cited by other . GsAs Supercomputer Vendors Hit Hard,, Electronic News, Jan. 31, 1994, 1991, pp. 32. cited by other . Convex Adds GaAs System, Electronic News, Jun. 20, 1994. cited by other . Kevin Wadleigh et al., High-Performance FFT Algorithms for the Convex C4/XA Supercomputer, Journal of Super Computing, vol. 9, pp. 163-178 (1995). cited by other . Peter Michielse, Programming the Convex Exemplar Series SPP System, Parallel Scientific Computing, First Intl Workshop, PARA '94, Jun. 20-23, 1994, pp. 375-382. cited by other . Ryne, Robert D., "Advanced Computers and Simulation," Los Alamos National Laboratory IEEE 1 933, p. 3229-3233. cited by other . Singh et al., "A Programmable HIPPI Interface for a Graphics Supercomputer," ACM (1993) p. 124-132. cited by other . Bell, Gordon, "Ultracomputers: A Teraflop Before its Time," Comm.'s of the ACM Aug. 1992 pp. 27-47. cited by other . Geist, G. A., "Cluster Computing: The Wave of the Future?" Oak Ridge National Laboratory, 84OR2 1400 May 30, 1994, p. 236-246. cited by other . Vetter et al., "Network Supercomputing," IEEE Network May 1992, p. 38-44. cited by other . Renwick, John K. "Building a Practical HIPPI LAN," IEEE 1992, p. 355-360. cited by other . Tenbrink, et al., "HIPPI: The First Standard for High-Performance Networking," Los Alamos Science 1994 p. 1-4. cited by other . Arnould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," ACM 1989 p. 1-12. cited by other . Watkins, John, et al., "A Memory Controller with an Integrated Graphics Processor," IEEE 1993 p. 324-336. cited by other . Control Data 6400/6500/ 6600 Computer Systems, Instant SMM Maintenance Manual. cited by other . Control Data 6400/6500/ 6600 Computer Systems, SCOPE Reference Manual, Sep. 1966. cited by other . Control Data 6400/6500/ 6600 Computer Systems, COMPASS Reference Manual, 1969. cited by other . Tolmie, Don, "Gigabit LAN Issues: HIPPI, Fibre Channel, or ATM?" Los Alamos National Laboratory Rep. No. LA-UR 94-3994 (1994). cited by other . ILLIAC IV: Systems Characteristics and Programming Manual, May 1, 1972. cited by other . 1979 Annual Report: The S-1 Project vol. 1 Architechture 1979. cited by other . 1979 Annual Report: The S-1 Project vol. 2 Hardware 1979. cited by other . S-1 Uniprocessor Architecture, Apr. 21, 1983 (UCID 19782) See also S-1 Uniprocessor Architecture (SMA-4), Steven Cornell. cited by other . Broughton, et al., The S-1 Project: Top-End Computer Systems for National Security Applications, Oct. 24, 1985. cited by other . Convex Data Sheet C4/XA High Performance Programming Environment, Convex Computer Corporation. cited by other . Bowers et al., "Development of a Low-Cost, High Performance, Multiuser Business Server System," Hewlett-Packard J. Apr. 1995 p. 79-84. cited by other . Mick Bass et al., The PA 7100LC Microprocessor: A Case Study of Design Decisions in a Competitive Environment Hewlett-Packard J. Apr. 1995, p. 12-18. cited by other . Mick Bass, et. al. "Design Methodologies for the PA 7100LC Microprocessor", Hewlett Packard Journal Apr. 1995 p. 23-35. cited by other . Wang, Chin-Liang, "Bit-Level Systolic Array for Fast Exponentiation in GF (2Am)," IEEE Transactions on Computers, vol. 43, No. 7, Jul. 1994 p. 838-841. cited by other . Markstein, P.W., "Computation of Elementary Functions on the IBM RISC System/6000 Processor," IBM J. Res. Develop., vol. 34, No. 1, Jan. 1990 p. 111-119. cited by other . Donovan, Walt, et al., "Pixel Processing in a Memory Controller," IEEE Computer Graphics and Applications, Jan. 1995 p. 51-61. cited by other . Ware et al., 64 Bit Monolithic Floating Point Processors, IEEE Journal Of Solid-state Circuits, vol. Sc-17, No. 5, Oct. 1982, pp. 898-907. cited by other . Hwang, "Advanced Computer Architecture: Parallelism, Scalability, Programmability" (1 993) at 475, p. 898-907. cited by other . Hwang & Degroot, "Parallel Processing for Supercomputers & Artificial Intelligence," 1993. cited by other . Nienhaus, Harry A., "A Fast Square Rooter Combining Algorithmic and Table Lookup Techniques," IEEE Proceedings Southeastcon, 1989 pp. 1103-1105. cited by other . Eisig, David, et al., "The Design of a 64-Bit Integer Multiplier/Divider Unit," IEEE 1993 pp. 171-178. cited by other . Margulis, Neal, "i860 Microprocessor Architecture," Intel Corporation 1990. cited by other . Intel Corporation, 3860 XP Microprocessor Data Book (May 1991). cited by other . Hewlett-Packard, "HP 9000 Series 700 Workstations Technical Reference Manual Model 712 (System)" Jan. 1 994. cited by other . Ruby Lee, et al., Pathlength Reduction Features in the PA-RISC Architecture Feb. 24-28, 1992 p. 129-135. cited by other . Kevin Wadleigh et al., High Performance FFT Algorithms for the Convex C4/XA Supercomputer, Poster, Conference on Supercomputing, Washington, D.C., Nov. 1994. cited by other . Fields, Scott, "Hunting for Wasted Computing Power: New Software for Computing Networks Puts Idle PC's to Work," Univ. of Wisconsin- Madison 1993 p. 1-8. cited by other . Litzkow et al., "Condor--A Hunter of Idle Workstations," IEEE (1 988) p. 104-111. cited by other . Gregory Wilson, The History of the Development of Parallel Computing http://ei.cs.vt.edu/-history/Parallel.html, p. 1-38. cited by other . Marsha Jovanovic and Kimberly Claffy, Computationa

Free Web Sudoku Puzzles. Solve with your browser.     5               2   9 6         8       5   2   1 7   1 2       5 6                   2 6       3 8   9 1   2   9       5         4 7   6               7     What is it?