VLIW processor and method therefor Number:6,892,293 from the United States Patent and Trademark Office (PTO) owispatent A computing system as described in which individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. The system includes storage for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags indicative of the pipeline to which they should be dispatched. The pipeline identification tags are supplied to a system which controls a crossbar switch, enabling the tags to be used to control the switch and supply the appropriate instructions simultaneously to the differing pipelines. processor, therefor, VLIW, processor, , 6892293.html, Patent, pto, 6892293

Title: VLIW processor and method therefor

Abstract: A computing system as described in which individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. The system includes storage for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags indicative of the pipeline to which they should be dispatched. The pipeline identification tags are supplied to a system which controls a crossbar switch, enabling the tags to be used to control the switch and supply the appropriate instructions simultaneously to the differing pipelines.

Patent Number: 6,892,293 Issued on 05/10/2005 to Sachs, et al.

Inventors: Sachs; Howard G. (Los Altos, CA); Arya; Siamak (Cupertino, CA)

Assignee: Intergraph Corporation (Huntsville, AL)

Appl. No.: 057861

Filed: April 9, 1998

Current U.S. Class: 712/215; 712/24; 712/206

Intern'l Class: G06F 009/38

Field of Search: 712/23,24,206,208,213,214,215,216,233,234

References Cited [Referenced By]

U.S. Patent Documents

4295193	Oct., 1981	Pomerene.
4437149	Mar., 1984	Pomerene et al.
4833599	May., 1989	Colwell et al.
4847755	Jul., 1989	Morrison et al.
4888679	Dec., 1989	Fossum et al.
4920477	Apr., 1990	Colwell et al.
4933837	Jun., 1990	Freidin.
5021945	Jun., 1991	Morrison et al.
5051885	Sep., 1991	Yates et al.
5051940	Sep., 1991	Vassiliadis et al.
5055997	Oct., 1991	Sluijter et al.
5057837	Oct., 1991	Colwell et al.
5081575	Jan., 1992	Hiller et al.
5101341	Mar., 1992	Circello et al.
5121502	Jun., 1992	Rau et al.
5129067	Jul., 1992	Johnson.
5151981	Sep., 1992	Westcott et al.
5179680	Jan., 1993	Colwell et al.
5197135	Mar., 1993	Eickemeyer et al.
5197137	Mar., 1993	Kumar et al.
5203002	Apr., 1993	Wetzel.
5214763	May., 1993	Blaner et al.
5226169	Jul., 1993	Gregor.
5233696	Aug., 1993	Suzuki.
5239654	Aug., 1993	Ing-Simmons et al.
5276819	Jan., 1994	Rau et al.
5276821	Jan., 1994	Imai et al.
5287467	Feb., 1994	Blaner et al.
5295249	Mar., 1994	Blaner et al.
5297255	Mar., 1994	Hamanaka et al.
5297281	Mar., 1994	Emma et al.
5299321	Mar., 1994	Iizuka.
5303356	Apr., 1994	Vassiliadis et al.
5333280	Jul., 1994	Ishikawa et al.
5337415	Aug., 1994	DeLano et al.
5355460	Oct., 1994	Eickemeyer et al.
5367694	Nov., 1994	Ueno.
5377339	Dec., 1994	Saito et al.
5386531	Jan., 1995	Blaner et al.
5398321	Mar., 1995	Jeremiah.
5404469	Apr., 1995	Chung et al.
5442760	Aug., 1995	Rustad et al.
5442762	Aug., 1995	Kato et al.
5446850	Aug., 1995	Jeremiah et al.
5448746	Sep., 1995	Eickemeyer et al.
5459844	Oct., 1995	Eickemeyer et al.
5465377	Nov., 1995	Blaner et al.
5471593	Nov., 1995	Branigin.
5475853	Dec., 1995	Blaner et al.
5500942	Mar., 1996	Eickemeyer et al.
5502826	Mar., 1996	Vassiliadis et al.
5504932	Apr., 1996	Vassiliadis et al.
5506974	Apr., 1996	Church et al.
5513363	Apr., 1996	Kumar et al.
5664135	Sep., 1997	Schlansker et al.
5689428	Nov., 1997	Sauerbrey et al.
5689653	Nov., 1997	Karp et al.
5692139	Nov., 1997	Slavenburg et al.
5692169	Nov., 1997	Kathail et al.
5701430	Dec., 1997	Jeremiah et al.
5732234	Mar., 1998	Vassiliadis et al.
5748936	May., 1998	Karp et al.
5761470	Jun., 1998	Yoshida.
5778219	Jul., 1998	Amerson.
5819088	Oct., 1998	Reinders.
5864692	Jan., 1999	Faraboschi et al.
5870576	Feb., 1999	Faraboschi et al.
5881260	Mar., 1999	Raje et al.
5881280	Mar., 1999	Gupta et al.
5901318	May., 1999	Hsu.
5909559	Jun., 1999	So.
5922065	Jul., 1999	Hull.
5930508	Jul., 1999	Faraboschi et al.
5933850	Aug., 1999	Kumar et al.
5941983	Aug., 1999	Gupta et al.
5943499	Aug., 1999	Gillies et al.
5958044	Sep., 1999	Brown et al.
5970241	Oct., 1999	Deao et al.
5999738	Dec., 1999	Schlansker et al.
5999739	Dec., 1999	Soni et al.
6016555	Jan., 2000	Deao et al.
6023751	Feb., 2000	Schlansker et al.
6026479	Feb., 2000	Fisher et al.
6029240	Feb., 2000	Blaner et al.
6055628	Apr., 2000	Seshan et al.
6055649	Apr., 2000	Deao et al.
6058474	May., 2000	Baltz et al.
6061780	May., 2000	Shippy et al.
6065106	May., 2000	Deao et al.
6078940	Jun., 2000	Scales.
6081885	Jun., 2000	Deao et al.
6105119	Aug., 2000	Kerr et al.
6105123	Aug., 2000	Raje.
6112291	Aug., 2000	Scales et al.
6112298	Aug., 2000	Deao et al.
6125334	Sep., 2000	Hurd.
6128725	Oct., 2000	Leach.
6145027	Nov., 2000	Seshan et al.
6167466	Dec., 2000	Nguyen et al.
6173248	Jan., 2001	Brauch.
6179489	Jan., 2001	So et al.
6182203	Jan., 2001	Simar, Jr. et al.
6195756	Feb., 2001	Hurd.
6219796	Apr., 2001	Bartley.
6219833	Apr., 2001	Solomon et al.
6246102	Jun., 2001	Sauerbrey et al.
6247172	Jun., 2001	Dunn et al.
6253359	Jun., 2001	Cano et al.
6260190	Jul., 2001	Ju.
6263470	Jul., 2001	Hung et al.
6298370	Oct., 2001	Tang et al.
6311234	Oct., 2001	Seshan et al.
6314431	Nov., 2001	Gornish.
6314560	Nov., 2001	Dunn et al.
6317820	Nov., 2001	Shiell et al.
6321318	Nov., 2001	Baltz et al.
6363516	Mar., 2002	Cano et al.
6374346	Apr., 2002	Seshan et al.
6374403	Apr., 2002	Darte et al.
6378109	Apr., 2002	Young et al.
6381704	Apr., 2002	Cano et al.
6385757	May., 2002	Gupta et al.
6408428	Jun., 2002	Schlansker et al.
6438747	Aug., 2002	Schreiber et al.
6442701	Aug., 2002	Hurd.
Foreign Patent Documents
0021399	Jan., 1981	EP.
0363222	Apr., 1990	EP.
0449661	Jan., 1991	EP.
0 451 562	Mar., 1991	EP.
0426393	May., 1991	EP.
0463229	Jan., 1992	EP.
0463296	Jan., 1992	EP.
0 496 407	Jan., 1992	EP.
0 496 928	Aug., 1992	EP.
0652510	May., 1995	EP.
WO 8603038	May., 1986	WO.
WO 8808568	Nov., 1988	WO.
9838791	Sep., 1998	WO.

Other References

Gray et al., "Static Instruction Scheduling for the HARP Multiple-Instruction-Issue Architecture", Technical Report 142, University of Hertfordshire, Hatfield, Herts UK, Oct. 1992.
Stevens, "An Introduction to the Hatfield Superscalar Scheduler", Technical Report No. 316, University of Herfordshire, Hatfield, Herts UK, Spring 1998.
Stevens et al., "iHARP: A Multiple Instruction Issue Processor", Technical Report No. 125, Hatfield Polytechnic, Nov. 1991.
Adams et al., "HARP: A Statically Scheduled Multiple-Instruction-Issue Architecture and its Compiler", Technical Report 163, University of Hertfordshire, Hatfield, Herts UK, pp. 1-8, Sep. 1993.
Arya et al., "An Architecture for High Instruction Level Parallelism", pp. 1-21, Jan. 1995.
Beck et al., "The Cydra 5 Minisupercomputer: Architecture and Implementation", J. Supercomputing, 7:143-179 (1993).
Butler, et al., "Single Instruction Stream Parallelism Is Greater than Two", 1991 ACM, pp. 276-286.
Chang et al., "Comparing Static and Dynamic Code Scheduling for Multiple-Instruction-Issue Processors", Proceedings of the 24^thInternational Symposium on Microarchitectures—MICRO24, pp. 1-9, 1991.
Chen, "The Effect of Code Expanding Optimizations on Instruction Cache Design", IEEE Transactions on Computers, 42(9) pp. 1045-1057, Sep. 1993.
Colwell, et al., "A VLIW Architecture for a Trace Scheduling Compiler", IEEE Transactions on Computers, 37(8) pp. 967-979, Aug. 1988.
Conte, "Trade-Offs in Processor/Memory Interfaces for Superscalar Processors", MICRO-25, The 25^thAnnual International Symposium on Microarchitecture, Dec. 1992.
Dehnert et al., "Compiling for the Cydra 5", J. Supercomputing, 7, pp. 181-227, May 1993.
Fisher et al., "Instruction-Level Parallel Processing", Science, 253, pp. 1233-1241, Sep. 1991.
Fisher et al., "Parallel Processing: A Smart Compiler and a Dumb Machine", ACM-Sigplan 84 Compiler Construction Conference, 19(6), Jun. 1984.
Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction", IEEE Transactions on Computers, C-30(7):478-490 Jul. 1981.
Fisher, "Very Long Instruction Word Architectures and the ELI-512", Proceedings of the 10^thSymposium on Computer Architecture, ACM Press, pp. 140-150 (1983).
Gee et al., "Cache Performance of the SPEC92 Benchmark Suite", IEEE MICRO, pp. 17-27, Aug. 1993.
Gwennap, "Visionaries See Beyond Superscalar", Microprocessor Report, pp. 18-19, Dec. 6, 1993.
Hennessy et al., "Computer Technology and Architecture: An Evolving Interaction", IEEE Computer, pp. 18-29, Sep. 1991.
Hsu et al., "Highly Concurrent Scalar Processing", 13^thInternational Symposium on Computer Architecture, pp. Tokyo, 1986, pp. 1-10.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall, Englewood Cliffs, New Jersey, 1991.
Karl, "Some Design Aspects of VLIW Architectures Exploiting Fine-Grained Parallelism", Proceedings of the 5^thInternational PARLE Conference, pp. 582-599, Jun. 1993.
Lam et al., "Limits of Control Flow on Parallelism", Computer Architecture News, 20(2):46-57 (1992).
Lam, "Software Pipelining: An Effective Scheduling Technique for VLIW Machines", Proceedings of ACM SIGPLAN '88 Conference on Programming Language Design and Implementation, pp. 318-328, Jun. 1988.
Mahlke et al., "Effective Compiler Support for Predicated Execution Using the Hyperblock", MICRO 25, Proceedings of the 25^thAnnual International Symposium on Microarchitectures, IEEE Computer Society Press, pp. 45-54, Dec. 1992.
Mahlke et al., "Sentinel Scheduling for VLIW and Superscalar Processors", In Proceedings of ASPLOS V, 27(9) pp. 238-247, Sep. 1992.
Moon et al., "An Efficient Resource-Constrained Global Scheduling Technique for Superscalar and VLIW Processors", MICRO 25, Proceedings of the 25^thAnnual International Symposium on Microarchitectures, pp. 55-71, Dec. 1992.
Nicolau et al., "Measuring the Parallelism Available for Very Long Instruction Word Architectures", IEEE Transactions on Computers, C-33(11), pp. 968-976, Nov. 1984.
Oyang et al., "A Cost Effective Approach to Implement A Logn Instruction Word Microprocessor", Computer Architecture News, 18(1), Mar. 1990, pp. 59-72.
Pan et al., "Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation", Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V), vol. 27, pp. 76-84 (1992).
Park et al., "On Predicated Execution", Technical Report HPL-91-58, Hewlett-Packard Laboratories May 1991.
Rau, "Cydra™ 5 Directed Dataflow Architecture", Proceedings of COMPCON 1988.
Rau, "Dynamic Scheduling Techniques for VLIW Processors", Technical Report HPL-93-52, Hewlett-Packard Laboratories, Jun. 1993.
Rau et al., "Efficient Code Generation for Horizontal Architectures: Compiler Techniques and Architectural Support", Proceedings of the Ninth Annual International Symposium on Computer Architecture, pp. 131-139, 1982.
Rau et al., "Instruction-Level Parallel Processing: History, Overview and Perspective", J. Supercomputing, vol. 7, pp. 9-50 (1993).
Rau, et al. (Editors), "Instruction-Level Parallelism", reprint from J. Supercomputing, 7(1/2), 1993.
Schutte et al., "Instruction-Level Experimental Evaluation of the Multiflow TRACE 14/300 VLIW Computer", J. Supercomputing, vol. 7, pp. 249-271 (1993).
Silberman et al, "An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures", IEEE Computer, 26(6), pp. 39-56, Jun. 1993.
Sites (Editor), "Alpha Architecture Reference Manual", Digital Press 1992.
Smith et al., "Boosting Beyond Static Scheduling in a Superscalar Processor", IEEE Computer, pp. 344-353, 1990.
Steven et al., "An Evaluation of the iHARP Multiple-Instruction-Issue Processor", Division of Computer Science, Univ. of Hertfordshire, Hatfield, Hertfordshire, pp. 1-8, Sep. 1995.
Stone et al., "Computer Architecture in the 1990s", IEEE Computer, pp. 30-37, Sep. 1991.
Tjaden et al., "Detection and Parallel Execution of Parallel Instructions", IEEE Transactions on Computers, C-19(10):889-895 Oct. 1970.
Uht, "Extraction of Massive Instruction Level Parallelism", Computer Architecture News, 21(3):5-12, Jun. 1993.
The SPARC Architecture Manual, Version 8, Prentice Hall, New Jersey, 1992.
Wall, "Limits of Instruction Level Parallelism", Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operation Systems, pp. 176-188, Apr. 1991.
Warter et al., "Enhanced Modulo Scheduling for Loops With Conditional Branches", MICRO 25, Proceedings of the 25^thAnnual International Symposium on Microarchitecture, pp. 170-179 (1992).
Warter et al., "The Benefit of Predicated Execution for Software Pipelining", HICSS-26 Conference Proceedings, vol. 1, pp. 497-506, Jan. 1993.
Weaver et al. (Editors), "The SPARC Architecture Manual—Version 9", SPARC International Inc., PTR Prentice Hall, Englewood Cliffs, New Jersey, 1994.
Agerwala et al., "High Performance Reduced Instruction Set Processors", RC 12434 (#55845), Computer Science, Jan. 9, 1987.
Allison, DEC 7000/10000 Model 600 AXP Multiprocessor Server, IEEE, 1063-6309/93, pp. 456-464 (1993).
Bakoglu et al., "The IBM RISC system/6000 processor: hardware overview", IBM J. Res. Develop., 34(1):12-22 (Jan., 1990).
Case et al., "DEC Enters Microprocessor Business With Alpha", Microprocesosr Report, 6(3):1,6-14, (Mar. 4, 1992).
Dutton, "The Design of the DEC 3000 Model 500 AXP Workstation", IEEE, 1063-6390/93, pp. 449-455 (1993).
Grove et al., "GEM Optimizing Compilers for Alpha AXP Systems", IEEE, 1063-6390/93, pp. 464-473 (1993).
Hennessy et al., "Computer Architecture: a Quantitative Approach", ISBN 1-55880-069-8, Morgan Kaufmann Publishers, Inc., San Mateo Calif. (1990) Table of Contents, pp. xi-xv.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall 1991, pp. 233-235.
Minagawa et al., "Pre-decoding Mechanism for Superscalar Architecture", IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 21-24 (May 9, 1991).
Anderson, D. W. et al.[1967] "The IBM 360 model 91: Processor philosophy and instruction handling." IBM J. Research and Development 11: 1 (Jan.) pp. 8-24.
Charlesworth, A.E., [1981]. "An approach to scientific processing: The architecture design of the AP-120B/FPS-164 family" Computer 14:9 (Sep.), pp. 18-27.
Colwell, R.P. et al. [1987]. "A VLIW archtiecture for a trace scheduling compiler." Proc. second Conf. on Architectural Support for Programming Languages and Operating Systems, IEFF/ACM (Mar.), pp. 180-192.
Dehnert, J.C. et al. [1989]. "Overlapped loop support on the Cydra 5." Proc. Third Conf. on Architectural Support for Programming Languages and Operating Systems, (Apr.), TEEE/ACM. Boston, pp. 26-39.
Rau, B.R., et al. [1989]. "The Cydra 5 departmental supercomputer: Design philosophies, decisions, and tradeoffs," IEEE Computers, 22:1 (Jan.), pp. 12-34.
Smith, J.E. [1989]. "Dynamic instruction scheduling and the astronautics ZS-I" Computer 22:7 (Jul.), pp. 21-25.
Smith, J.E. et al. [1987]. "The ZS-1 central processors," Proc. Second Conf. on Architectural Support for Programming Languages and Operating Systems, IEEE/ACM (Mar.), pp. 199-204.
Sohi, G.S. [1990]. "Instruction issue logic for high-performance, interruptible, multiple functional unit pipelined computers," IEEE Trans. on Cmputers 39:3 (Mar.), 349-359.
Sohi and Vajapeyam [1989]. "Tradeoffs in instruction format design for horizontal architectures," Proc. Second Conf. on Architectural Support for Programming Lanugages and Operating Systems, IEEE/ACM (Apr.), pp. 15-25.
Tomasulo, R.M. [1967], "An efficient algorithm for exploiting multiple arithmetic units," IBM J. Research and Development 11: 1 (Jan.), 25-33.
Weiss and Smith [1984]. "Instruction issue logic for pipelined supercomputers," Proc. 11th Symposium on Computer Architecture (Jun.) pp. 110-118.
De Gloria et al., "A Programmable Instruction Format Extension to VLIW Architectures", Proceedings: Computer Systems and Software Engineering The Hague, May 4-8, 1992 pp.:35-40.
Dorozhevets et al., "The El'brus-3 and MARS-M: Recent Advances in Russian High-Performance Computing", The Journal of Supercomputing 6(1):5-48 (1992).
Kato et al., "Delayed Instruction Execution On A Long Instruction Word (LIW) Computer", Systems and Computers in Japan 23(14):13-22 (1992).
Horst et al., "Multiple instruction issue in the nonstop cyclone processor" Proceedings of the 17th Annual International Symposium on Computer Architecture, IEEE Computer Society Press, Washington, (May 28-31, 1990) pp. 216-226.
Requa et al., "The piecewise data flow architecture; Architectural concepts" IEEE Transactions on Computers (1983) C-32(5):425-438.
Wang et al., "I-NET mechanism for issuing multiple instructions" Proceedings of Supercomputing IEEE Computer Society (Nov. 14-18, 1988) Orlando, Florida, pp. 88-95.
Allison et al., "National Unveils Superscalar RISC Processor," Microprocessor Report, vol. 5, No. 3, Feb. 20, 1991.
Alverson et al. The Tera computer system. In Conf. Proc., 1990 Intl. Conf. on Supercomputing, pp. 1-6, Amsterdam, The Netherlands.
Auslander "Managing programs and libraries in AIX version 3 for RISC System/6000 processors," IBM J. Res. Develop., 34:98-104 (1990).
Baker, T., "Headroom and Legroom in the 80960 Architecture," Proc. Compcon '90, San Francisco, Feb./Mar. 1990, pp. 299-306.
Bemis, P. The implimentation of an industrial strength cache based locally parallel reduced instruction set computers—the apolio dn10000. Electronic Imaging '88, International Electronic Imaging Exposition and Conference, IGC, Massachusetts, USA.
Blaner et al., "A Branch Instruction Processor for SCISM Organizations," IEEE Euromicro 95, Conf. Proc. pp. 285-293, Sep. 1995, Como, Italy.
Chang et al. "Evolution of storage facilities in AIX Version 3 for RISC System/6000 processors," IBM J. Res. Develop., 34:105-110 (1990).
CHoPP History original available at http://www.chopp.com (1990).
Chou et al., "Dual-ALU CRISC Architecture and its Compiling Technique," Computers Elect. Eng., vol. 17, No. 4., pp. 297-312 (1991).
Cockie "The evolution of RISC technology at IBM," IBM J. Res. Develop. 34: 4-11 (1990).
Colwell et al., "Architecure and Implementation of A VLIW Supercomputer," IEEE 1990 [16308DOC01765-1774].
Degloria et al., "A Boltzmann Machine Approach to code Optimization," Parallel Computing 17 (1991) 969-982.
Degloria et al., "A Non-Deterministic Scheduler for a Software Pipelining Complier," IEEE 1992.
DIEP et al., "Architecture Compatible Code Boosting for Performance Enhancement of the IBM RS/6000," 1993, pp. 86-93.
Donofrio "Preface, The IBM RISC System/6000 processor," IBM J. Res. Develop. 34: 2-3 (1990).
Ebcioglu et al., "A Compilation Technique for Software Pipelining of Loops with Conditional Jumps," ACM 1987, pp. 69-79.
Ebcioglu et al., "A New Compilation Technique for Parallelizing Loops with Unpredictable Brances on a VLIW Architecture," Languages and Compilers for Parallel Computing, pp. 213-229 (1990).
Ebcioglu, Kemal, "Some Design Ideas for a VLIW Architecture for Sequential Natured Software," Proceedings of the IFIP WG 10.3 Working Conf. on Parallel Processing, Pisa Italy, Apr. 25-27, 1988.
Ellis, John R., "Bulldog: A Compiler for VLIW Architectures," Ph.D. Dissertation, May 1985.
Essink et al., "Architecture and Programming of a VLIW Style Programmable Video Signal Processor" ACM (1991).
Fisher "The VLIW Machine: A multiprocessor for Compiling Scientific Code," IEEE Computer (1984).
Fisher, J.A., "Replacing Hardware that Thinks (Especially About Parallelism) with A Very Smart Compiler," Multiflow Computers, Inc. (1986).
Fox et al., "A Survey of General and Architecture-Specific Compiler Optimization Techniques," published on Internet 1992.
Fukuda et al., "Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels," IEEE Micro, Aug. 1991, pp. 16-19, 50-60.
Gibbons, et al., "Efficient Instruction Scheduling for a Pipelined Architecture" ACM (1986).
Golumbic et al. "Instruction scheduling beyond basic blocks," IBM J. Res. Develop., 34:93-97 (1990).
Goodman et al. Code scheduling and register allocation in large basic blocks. In Conf. Proc., 1988 Conf. on Supercomputing, pp. 442-452, St. Malo, France.
Grimes et al. "The Intel i860 64-bit Processor: General Purpose CPU with 3D Graphics Capabilities," IEEC Computer Graphics and Applications pp. 85-94 (1989).
Grohoski "Machine organization of the IBM RISC System/6000 processor," IBM J. Res. Develop., 34: 37-58 (1990).
Grohoski et al. "Branched and Fixed—Point Instruction Execution Units," IBM RISC System/6000 Technology 1990, pp. 24-32.
Groves et al., "RISC System/6000 Processor Architecture," Microprocessors and Microsystems, vol. 14, No. 6, Jul/Aug. 1990, pp. 357-368.
Gupta et al., "Compilation Techniques for a Reconfigurable LIW Architecture," Journal of Supercomputing, 3, 271-304 (1989).
Ha et al. "Compile-Time Scheduling and Assignment of Data-Flow Program Graphs with Data-Dependent Iteration," IEEE Transaction on Computers, 40:1225-1238 (1991).
Higbie, L.C., "Overlapped Operation with Microprogramming," IEEE Trans. on Computers, vol. C-27, No. 3, Mar. 1978, pp. 270-274.
Hokenek et al. "Leading-zero anticipator (LZA) in the IBM RISC System/6000 floating-point execution unit," IBM J. Res. Develop., 34:71-77 (1990).
Hwu et. al. The superblock: An effective technique for VLIW and superblock compilation. Journal of Supercomputing, 7:229-248 (1993).
Intel i860 chipset product datasheet (2001).
Johnson "Super-scaler Processor Design," Stanford University Department of Electrical Engineering dissertation for Phd. (1989).
Kathail et al., "HPL-PD Architecure Specification: Verson 1.0," HP Lab Reports (2000).
Keuhn et al., "The Horizon Supercomputing System: Architecture Software," Supercomputing '88, pp. 28-34. IEEE (1988).
Kohn et al. Introducing the Intel i860 64-bit microprocessor. IEEE Micro, 9(4):15-30 (1989).
Kohn et al. "The i860 64-Bit Super Computing Microprocessor," Proceedings on Supercomputing pp. 405-456 (1989).
Lichtenstein, "The Architecture of the Culler 7," Compcon '86 pp 467-470 (1986).
Lowney et al., "The Multiflow Trace Scheduling Compiler," The Journal of Supercomputing, 7, 51-142 (1993).
Malik et al., "Architectural Effects on Dual Instruction Issue with Interlock Collapsing ALUs," IEEE 1993.
Malik et al., "Execution Dependencies and Their Resolution In Fine Grain Parallel Machines," IEEE 1993.
Mankovich et al. "CHoPP Principles of Operation," Processor ICS pp. 2-10 (1987).
Mankovich et al. "Designing and Programming the CHoPP Supercomputer," Supercomputer Architectures pp. 106-137 (1990).
Margulis "i860 Microprocessor Internal Architecture," International Specialist Seminar, Apr. 11-15, 1988.
Markstein "Computation of elementary functions on the IBM RISC System/6000 processor," IBM J. Res. Develop., 34:111-119 (1990).
May, D., "The T9000 Transputer," 1993 IEEE International Conference on Computer Design: VLSI in Computers & Processors (1993).
McGeady, Steve, "Inside Intel's i960CA Superscalar Processor," Microprocessors and Microsystems, vol. 14, No. 6, Jul/Aug. 1990, pp. 385-396.
Montoye et al. "Design of the IBM RISC System/6000 floating-point execution unit," IBM J. Res. Develop., 34:59-70 (1990).
Nakatani, et al., "Combining' as a Compilation Technique for VLIW Architectures" ACM (1990).
Oehler et al. "IBM RISC System/6000 processor architecture," IBM J. Res. Develop., 34:23-36 (1990).
Perry "Intel's Secret is Out," IEEE Spectrum pp 22-28 (1989).
Popescu, V., et al., "The Metaflow Architecture," IEEE Micro (1990).
Ratiu et al. "Pseudorandom built-in self-test methodology and implementation for the IBM RISC System/6000 processor," IBM J. Res. Develop., 34: 78-84 (1990).
Rau, B., "Dynamically Scheduled VLIW Processors," IEEE 1993.
Sano, B., "The 16-Fold Way: A Microparallel Taxonomy," 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors (1993).
Smith "The Architecture of the Intel 860," MIPS pp. 53-56 (1989).
Smotherman "Culler 7," available online at http://www.paralogos.com/DeadSuper/Culler/index.html (1998).
Spee et al., "Evaluation of the Continuation Bit in the Cyclic Pipeline Computer," Parallel Computing 18, pp. 1349-1361 (1992).
Thistle et al.; "A Processor Architecture For Horizon," Supercomputing '88, pp. 35-41 IEEE (1988).
Touzeau, Roy F., "A Fortran Compiler For The FPS-164 Scientific Computer," Proceedings of the AGM SIGPLAN '84 Symposium on Complier Construction, SIGPLAN Notices, vol. 19, No. 6 (1984).
Tyson, G., et al., "Techniques for Extracting Instruction Level Parallelism on MIMD Architectures" [16309DOC00622-631], undated.
Vassiliadis et al., "In-Cache Pre-Processing and Decode Mechanisms for Fine Grain Parallelism in SCISM," 12th Ann. Int'l. Phoenix Conf. on Computers and Comm., Tempe, Ariz., pp. 91-97, Mar. 1993.
Vassiliadis et al., "On the Attributes of the SCISM Organization," Computer Architecture News, vol. 20, No. 4, pp. 44-53, Sep. 1992.
Vassiliadis et al., "SCIMS: A Scalable Compound Instruction Set Machine," IBM J. Res. Development, vol. 38, No. 1, Jan. 1994, pp. 59-78.
Wang, "Distributed Instruction Set Computer Architecture," IEEE Transactions on Computers 40:915-934 (1991).
Warren, "Instruction scheduling for the IBM RISC System/6000 processor," IBM J. Res. Develop., 34: 85-92 (1990).
Prior Art Claims Charts, "The Asserted 5,560,028 Claims are Invalid over the Multiflow System," submitted in U.S. District Court, Eastern District of Texas, Marshall Division Case No.:2-01CV160 filed Jul. 30, 2001.
Prior Art Claims Charts, "The Asserted 5,560,028 Claims are Invalid over the Phillips System," submitted in U.S. District Court, Eastern District of Texas, Marshall Division Case No.:2-01CV160 filed Jul. 30, 2001.
Prior Art Claims Charts, "The Asserted 5,560,028 Claims are Invalid over the IBM SCISM System," submitted in U.S. District Court, Eastern District of Texas, Marshall Division Case No.:2-01CV160 filed Jul. 30, 2001.
Prior Art Claims Charts, "The Asserted 5,794,003 Claims are Invalid over the Multiflow System," submitted in U.S. District Court, Eastern District of Texas, Marshall Division Case No.:2-01CV160 filed Jul. 30, 2001.
Prior Art Claims Charts, "The Asserted 5,794,003 Claims are Invalid

Free Web Sudoku Puzzles.
Solve with your browser.

8 2 7 3
3 2
7 4 1
2 7 9
1 8 6 5
5 8 7
1 5 3
6 9
9 1 2 4

What is it?