Senior Fitness - Exercise and Nutrition for Aging Men and Women
FREE Article Feed for your website.
Home Ownership Magazine
Party Planning Information
Article Marketing Resources
Bio-Medical Research Article Database
Informative Articles on Life, Love and Happiness
Tutorials on Business to Writing
Famous Quotes from Famous People
Song Lyric Information
New US Patent Information
Comprehensive List of Content by Category
Online Auctions and Shopping Related Articles
Article Search
Most Recent Articles
Title: Print control apparatus, print control method, and computer-executable program
Patent Number: 7,436,532 Issued on 10/14/2008 to Tsujimoto

Title: Systems and methods for using multiple processors for imaging
Patent Number: 7,436,531 Issued on 10/14/2008 to Plass,   et al.

Title: Method and system for print consumables management
Patent Number: 7,436,530 Issued on 10/14/2008 to Terrill,   et al.

Title: Recording control apparatus and control method using the same recording control apparatus
Patent Number: 7,436,529 Issued on 10/14/2008 to Saito,   et al.

Title: Image forming apparatus with manual inhibiting of plural image retention forming mode and control method therefor
Patent Number: 7,436,528 Issued on 10/14/2008 to Kohtani,   et al.

Title: Systems and methods for immersion metrology
Patent Number: 7,436,527 Issued on 10/14/2008 to Opsal

Title: Real-time system for monitoring and controlling film uniformity and method of applying the same
Patent Number: 7,436,526 Issued on 10/14/2008 to Tsai,   et al.

Title: Three-dimensional shape measuring method, three-dimensional shape measuring apparatus, and focus adjusting method
Patent Number: 7,436,525 Issued on 10/14/2008 to Mukai,   et al.

Title: Apparatus and method for three-dimensional measurement and program for allowing computer to execute method for three-dimensional measurement
Patent Number: 7,436,524 Issued on 10/14/2008 to Utsugi,   et al.

Title: Eyeglass frame measurement apparatus
Patent Number: 7,436,523 Issued on 10/14/2008 to Tanaka,   et al.

Title: Method for determining the 3D coordinates of the surface of an object
Patent Number: 7,436,522 Issued on 10/14/2008 to Steinbichler,   et al.

Title: Optical measuring apparatus and operating method for imaging error correction in an optical imaging system
Patent Number: 7,436,521 Issued on 10/14/2008 to Emer,   et al.

Title: Method of calibrating an interferometer optics and of processing an optical element having an optical surface
Patent Number: 7,436,520 Issued on 10/14/2008 to Doerband

Title: System and method for interferometer non-linearity compensation
Patent Number: 7,436,519 Issued on 10/14/2008 to Chu,   et al.

Title: Restoration of Fizeau FTS spectral data using low and/or zero spatial resolution Michelson FTS data
Patent Number: 7,436,518 Issued on 10/14/2008 to Smith,   et al.

Title: Optical measuring apparatus
Patent Number: 7,436,517 Issued on 10/14/2008 to Hiiro

Title: Reflection characteristic measuring apparatus
Patent Number: 7,436,516 Issued on 10/14/2008 to Okui,   et al.

Title: Fluid borne particle analyzers
Patent Number: 7,436,515 Issued on 10/14/2008 to Kaye,   et al.

Title: Process absorption spectrometer
Patent Number: 7,436,514 Issued on 10/14/2008 to Ludwig

Title: Wafer pre-alignment apparatus and method
Patent Number: 7,436,513 Issued on 10/14/2008 to Inenaga,   et al.

Title: Spectroscope
Patent Number: 7,436,512 Issued on 10/14/2008 to Ida,   et al.

Title: Analyte filter method and apparatus
Patent Number: 7,436,511 Issued on 10/14/2008 to Ruchti,   et al.

Title: Method and apparatus for identifying a substance using a spectral library database
Patent Number: 7,436,510 Issued on 10/14/2008 to Grun,   et al.

Title: Machine for inspecting glass containers
Patent Number: 7,436,509 Issued on 10/14/2008 to Diehr

Title: Systems, circuits and methods for reducing thermal damage and extending the detection range of an inspection system
Patent Number: 7,436,508 Issued on 10/14/2008 to Wolters,   et al.

Title: Method and apparatus for inspecting a pattern
Patent Number: 7,436,507 Issued on 10/14/2008 to Moribe

Title: Method and apparatus for scanning, stitching, and damping measurements of a double-sided metrology inspection tool
Patent Number: 7,436,506 Issued on 10/14/2008 to Sullivan,   et al.

Title: Computer-implemented methods and systems for determining a configuration for a light scattering inspection system
Patent Number: 7,436,505 Issued on 10/14/2008 to Belyaev,   et al.

Title: Non-destructive testing and imaging
Patent Number: 7,436,504 Issued on 10/14/2008 to Shaw,   et al.

Title: Dark field inspection apparatus and methods
Patent Number: 7,436,503 Issued on 10/14/2008 to Chen,   et al.

Title: Illumination beam measurement
Patent Number: 7,436,502 Issued on 10/14/2008 to Baselmans,   et al.

Title: Microscope
Patent Number: 7,436,501 Issued on 10/14/2008 to Hashimoto,   et al.

Title: Near infrared chemical imaging microscope
Patent Number: 7,436,500 Issued on 10/14/2008 to Treado,   et al.

Title: Plastic packaging having a marker material
Patent Number: 7,436,499 Issued on 10/14/2008 to Hiltner,   et al.

Title: Apparatus for determining the shape of a gemstone
Patent Number: 7,436,498 Issued on 10/14/2008 to Kerner,   et al.

Title: Apparatus and method for providing spot lighting for gemstone observation
Patent Number: 7,436,497 Issued on 10/14/2008 to Johnson,   et al.

Title: Distance image sensor
Patent Number: 7,436,496 Issued on 10/14/2008 to Kawahito

Title: Photoelectric sensor, range image producing apparatus and method for producing range data
Patent Number: 7,436,495 Issued on 10/14/2008 to Tachino,   et al.

Title: Three-dimensional ladar module with alignment reference insert circuitry
Patent Number: 7,436,494 Issued on 10/14/2008 to Kennedy,   et al.

Title: Laser designator for sensor-fuzed munition and method of operation thereof
Patent Number: 7,436,493 Issued on 10/14/2008 to McConville,   et al.

Title: Electronic distance meter featuring spectral and spatial selectivity
Patent Number: 7,436,492 Issued on 10/14/2008 to Braunecker,   et al.

Title: Exposure system, exposure method and method for manufacturing a semiconductor device
Patent Number: 7,436,491 Issued on 10/14/2008 to Fukuhara

Title: Exposure apparatus using blaze type diffraction grating to diffract EUV light and device manufacturing method using the exposure apparatus
Patent Number: 7,436,490 Issued on 10/14/2008 to Miyake

Title: Device for testing an exposure apparatus
Patent Number: 7,436,489 Issued on 10/14/2008 to Wang,   et al.

Title: Wide-angle lens and zoom lens
Patent Number: 7,436,488 Issued on 10/14/2008 to Sugita

Title: Exposure apparatus and method for producing device
Patent Number: 7,436,487 Issued on 10/14/2008 to Mizutani,   et al.

Title: Exposure apparatus and device manufacturing method
Patent Number: 7,436,486 Issued on 10/14/2008 to Hirukawa

Title: Lithographic apparatus and device manufacturing method
Patent Number: 7,436,484 Issued on 10/14/2008 to Van Der Wijst,   et al.

Title: System for fabricating liquid crystal display with calculated pattern of liquid crystal drops that do not contact sealant and method of fabricating liquid crystal display using the same
Patent Number: 7,436,483 Issued on 10/14/2008 to Byun,   et al.

Title: Laminated glass including a light adjuster with an electrode structure having particular thickness
Patent Number: 7,436,482 Issued on 10/14/2008 to Yano

Title: Liquid crystal display device having digitizer and method for fabricating the same
Patent Number: 7,436,481 Issued on 10/14/2008 to You,   et al.

Title: Liquid crystal display device and method of fabricating the same
Patent Number: 7,436,480 Issued on 10/14/2008 to Kang,   et al.

Title: Thin film panel for preventing stitch defect
Patent Number: 7,436,479 Issued on 10/14/2008 to Park,   et al.

Title: Array substrate for a liquid crystal display device with particular protection layers above link lines and fabricating method thereof
Patent Number: 7,436,478 Issued on 10/14/2008 to Park,   et al.

Title: Active substrate, display apparatus and method for producing display apparatus
Patent Number: 7,436,477 Issued on 10/14/2008 to Nakajima,   et al.

Title: High durability and high performance polarization optics using a low-elasticity organic layer
Patent Number: 7,436,476 Issued on 10/14/2008 to Sharp,   et al.

Title: Transflective liquid crystal display apparatus, liquid crystal display panel and fabricating method thereof
Patent Number: 7,436,475 Issued on 10/14/2008 to Yang

Title: Thin film transistor array panel and liquid crystal display including the panel
Patent Number: 7,436,474 Issued on 10/14/2008 to Kim

Title: Liquid crystal display and manufacturing method thereof
Patent Number: 7,436,473 Issued on 10/14/2008 to Nam,   et al.

Title: Liquid crystal display device and method with color filters having overcoat layer thereover formed on substrate except for fourth color filter formed on the overcoat layer
Patent Number: 7,436,472 Issued on 10/14/2008 to Baek

Title: Display device having liquid crystal layer and switchable optical layer
Patent Number: 7,436,470 Issued on 10/14/2008 to Doe

Title: Composite diffuser plates and direct-lit liquid crystal displays using same
Patent Number: 7,436,469 Issued on 10/14/2008 to Gehlsen,   et al.

Title: Liquid crystal display having an LED and a thermal conductive sheet
Patent Number: 7,436,468 Issued on 10/14/2008 to Song,   et al.

Title: Display device with grounding protrusion
Patent Number: 7,436,467 Issued on 10/14/2008 to Lee

Title: Repairing method of a thin film transistor array substrate
Patent Number: 7,436,466 Issued on 10/14/2008 to Lai

Title: Electrooptical device region and manufacturing method thereof, electrooptical device and electronic equipment
Patent Number: 7,436,465 Issued on 10/14/2008 to Moriya,   et al.

Title: Active-matrix substrate and display device including the substrate wherein a bottom-gate TFT has data lines formed below the gate lines
Patent Number: 7,436,464 Issued on 10/14/2008 to Okada,   et al.

Title: Display device
Patent Number: 7,436,463 Issued on 10/14/2008 to Yamazaki

Title: Liquid crystal display panel
Patent Number: 7,436,462 Issued on 10/14/2008 to Chang,   et al.

Title: Liquid crystal display device
Patent Number: 7,436,461 Issued on 10/14/2008 to Choi,   et al.

Title: Easy-to-find remote control for television or other devices
Patent Number: 7,436,460 Issued on 10/14/2008 to Glazier

Title: Digital broadcast receiving apparatus and method for receiving digital broadcast
Patent Number: 7,436,459 Issued on 10/14/2008 to Tanaka,   et al.

Title: Digital broadcast receiver unit
Patent Number: 7,436,458 Issued on 10/14/2008 to Takashimizu,   et al.

Title: Analog/digital signal processor and analog/digital signal processing method
Patent Number: 7,436,457 Issued on 10/14/2008 to Lee,   et al.

Title: Video device and method for synchronising time bases of video devices
Patent Number: 7,436,456 Issued on 10/14/2008 to Morel,   et al.

Voltage-current conversion circuit, amplifier, mixer circuit, and mobile appliance using the circuit Number:7,417,486 from the United States Patent and Trademark Office (PTO) owispatent

Home    Author Login    Submit Article    Article Search    Add Your Link    Edit Your Link    Contact Us    Advertising    Disclaimer

   

 
Web LinkGrinder.com

Top Breaking News
     Greek, Cypriot Leaders Resume Unification Talks in Nicosia by Nathan Morley
     Indonesia Tobacco Sales Grow, Raising Health Fears
     South Korea Allows Top Defector to Travel Overseas by VOA News

Title: Voltage-current conversion circuit, amplifier, mixer circuit, and mobile appliance using the circuit

Abstract: A cross-coupled low-distortion voltage-current conversion circuit has transistors T1 to T6. At least one of the transistors has parallel connections of two or more transistors. By arbitrarily setting the number of parallel connections of the transistors T1 to T6, the current distributions of the circuits are optimized while maintaining the conventional low-distortion operation. The invention finds applications in amplifiers and mixers that need to be operated with low distortion and low power consumption. The invention provides a cross-coupled low-distortion voltage-current conversion circuit that has freedom of design and improved performance without increasing power consumption over the entire circuit.

Patent Number: 7,417,486 Issued on 08/26/2008 to Koutani,   et al.


Inventors: Koutani; Masato (Kitakatsuragi-gun, JP), Iizuka; Kunihiko (Sakai, JP)
Assignee: Sharp Kabushiki Kaisha (Osaka-shi, JP)
Appl. No.: 11/238,823
Filed: September 28, 2005


Foreign Application Priority Data

Sep 28, 2004 [JP] 2004-281099
Jan 24, 2005 [JP] 2005-015406

Current U.S. Class: 327/359 ; 327/103; 327/355; 455/326; 455/333
Current International Class: G06F 7/44 (20060101)
Field of Search: 327/355-359,100,103 330/560-563 455/326,333


References Cited [Referenced By]

U.S. Patent Documents
5448772 September 1995 Grandfield
5630228 May 1997 Mittel
5699024 December 1997 Manlove et al.
5809410 September 1998 Stuebing et al.
5875392 February 1999 Tanaka
5933771 August 1999 Tiller et al.
5999804 December 1999 Forgues
6026286 February 2000 Long
6029059 February 2000 Bojer
6078207 June 2000 Oguri
6407620 June 2002 Hirayama
6512408 January 2003 Lee et al.
6559706 May 2003 Johnson
6831497 December 2004 Koh et al.
6871057 March 2005 Ugajin et al.
Foreign Patent Documents
4-129407 Apr., 1992 JP

Other References

Aoki, H. (1992). "Introduction to Functional Circuit Design of ICs," CQ Publishing, pp. 118-121. (In Japanese with brief description of relevance). cited by other .
Harvey, J. et al. (2001). "Analysis and Design of an Integrated Quadrature Mixer with Improved Noise, Gain, and Image Rejection," IEEE International Symposium on Circuits and Systems 4:786-789. cited by other .
Lee, T.H. (1998). "Mixers," Chapter 12 in The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, United Kingdom, pp. 325-329. cited by other .
Yue, S. (Apr. 9, 2001). "Linearization Techniques for Mixers," pp. 1-13. cited by other.

Primary Examiner: Richards; N. Drew
Assistant Examiner: Nguyen; Hai L.
Attorney, Agent or Firm: Morrison & Foerster LLP

Claims



What is claimed is:

1. A voltage-current conversion circuit comprising a transconductance stage for carrying out voltage-current conversion, the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

2. The voltage-current conversion circuit according to claim 1, wherein the fifth transistor and the sixth transistor each comprise a current source added between an emitter terminal of each transistor and the ground.

3. The voltage-current conversion circuit according to claim 1, wherein a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground.

4. The voltage-current conversion circuit according to claim 1, wherein the parallely connected transistors each of the first to sixth transistors comprise equal voltages between respective bases and emitters.

5. The voltage-current conversion circuit according to claim 1, wherein the number of parallel connections of the first transistor and the number of parallel connections of the third transistor are equal, and the number of parallel connections of the second transistor and the number of parallel connections of the fourth transistor are equal.

6. The voltage-current conversion circuit according to claim 1, wherein: a bias is inputted into a base terminal of the first transistor and into a base terminal of the second transistor via two resistors; and the first transistor and the second transistor each receive an input signal via a capacitor.

7. The voltage-current conversion circuit according to claim 1, wherein: a bias is inputted into a base terminal of the first transistor and into a base terminal of the second transistor via two resistors; and one of the first transistor and the second transistor is grounded via a capacitor, and the other transistor receives an input signal via a capacitor.

8. The voltage-current conversion circuit according to claim 1, wherein a bias is inputted into a base terminal of the first transistor and into a base terminal of the second transistor via two resistors, one of the first transistor and the second transistor being supplied with the bias alone, while the other transistor receiving an input signal via a capacitor.

9. The voltage-current conversion circuit according to claim 1, wherein a current path is connected to a collector terminal of the fifth transistor or the sixth transistor.

10. An amplifier comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a current source is added to an emitter terminal of each of the fifth transistor and the sixth transistor; an output load resistor is connected to each collector terminal of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

11. An amplifier comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor; a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground, and an output load resistor is connected to each collector terminal of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

12. The amplifier according to claim 10 or 11, wherein a current path is connected to a collector terminal of the fifth transistor and the sixth transistor.

13. A mixer circuit comprising: a transconductance stage for converting an input signal voltage to a current signal; and a frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal acquired from the transconductance stage, the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving said input signal voltage from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a current source is added between an emitter terminal of each of the fifth transistor and the sixth transistor and the ground; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

14. A mixer circuit comprising: a frequency conversion circuit for generating, from a first signal and a second signal, a third signal as a product; and a transconductance stage for receiving the first signal and carrying out voltage-current conversion of the first signal; the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

15. A quadrature mixer circuit comprising: a first frequency conversion circuit for generating, from a first signal and a second signal, a third signal as a product; a second frequency conversion circuit for generating, from the first signal and a fourth signal, a fifth signal as a product, wherein a transconductance stage for inputting the first signal is shared, the transconductance stage for receiving the first signal and carrying out voltage-current conversion of the first signal comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving the input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a current source is added to an emitter terminal of each of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

16. A quadrature mixer circuit comprising: a transconductance stage for converting an input signal voltage to a current signal; a first frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal extracted from the transconductance stage; a second frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal extracted from the transconductance stage to a different frequency from the frequency converted by the first frequency conversion circuit; the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving the input signal voltage from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

17. The mixer circuit according to claim 13, wherein the parallely connected transistors of each of the first to sixth transistors comprise equal voltages between respective bases and emitters.

18. The mixer circuit according to claim 13, wherein the number of parallel connections of the first transistor and the number of parallel connections of the third transistor are equal, and the number of parallel connections of the second transistor and the number of parallel connections of the fourth transistor are equal.

19. The mixer circuit according to any one of claims 13 to 16, wherein: a bias is inputted into a base terminal of the first transistor and into a base terminal of the second transistor via two resistors; and the first transistor and the second transistor each receive an input signal via a capacitor.

20. The mixer circuit according to any one of claims 13 to 16, wherein a bias is inputted into a base terminal of the first transistor and into a base terminal of the second transistor via two resistors, one of the first transistor and the second transistor being grounded via a capacitor, while the other transistor receiving an input signal via a capacitor.

21. The mixer circuit according to any one of claims 13 to 16, wherein a bias is inputted into a base terminal of the first transistor and into a base terminal of the second transistor via two resistors, one of the first transistor and the second transistor being supplied with the bias alone, while the other transistor receiving an input signal via a capacitor.

22. The mixer circuit according to any one of claims 13 to 16, wherein a current path is connected to a collector terminal of the fifth transistor and the sixth transistor.

23. A transconductance stage for carrying out voltage-current conversion, the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, a first switching transistor is connected to the respective collector of the plurality of transistor elements constituting the fifth transistor; a second switching transistor is connected to the respective collector of the plurality of transistor elements constituting the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

24. The voltage-current conversion circuit according to claim 23, wherein a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground.

25. The voltage-current conversion circuit according to claim 23, wherein a current source is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground.

26. A voltage-current conversion circuit comprising a transconductance stage for carrying out voltage-current conversion, the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; at least one of the following (a) to (f) is provided between the emitter of the fifth transistor and the emitter of the sixth transistor: (a) an inductor element; (b) a capacitor element; (c) a resistor element, and an inductor element connected in-series to the resistor element; (d) a resistor element, and a capacitor element connected in-series to the resistor element; (e) a first resistor element, an inductor element connected in-series to the first resistor element, and a second resistor element connected in-series to the inductor element; or (f) a first resistor element, a capacitor element connected in-series to the first resistor element, and a second resistor element connected in-series to the capacitor element; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

27. An amplifier using a voltage-current conversion circuit, the voltage-current conversion circuit comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal form a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor; a current path is connected to a collector terminal of the fifth transistor or the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

28. An amplifier using a voltage-current conversion circuit, the voltage-current conversion circuit comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor; a first switching transistor is connected to the respective collector of the plurality of transistor elements constituting the fifth transistor; a second switching transistor is connected to the respective collector of the plurality of transistor elements constituting the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

29. A mixer circuit using a voltage-current conversion circuit, the voltage-current conversion circuit comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor; a current path is connected to a collector terminal of the fifth transistor or the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

30. A mixer circuit using a voltage-current conversion circuit, the voltage-current conversion circuit comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; and a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter, and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor; a first switching transistor is connected to the respective collector of the plurality of transistor elements constituting the fifth transistor; a second switching transistor is connected to the respective collector of the plurality of transistor elements constituting the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

31. A mobile appliance using an LSI comprising a voltage-current conversion circuit, the voltage-current conversion circuit comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is located between the emitters of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

32. A mobile appliance using an LSI comprising a transconductance stage for carrying out voltage-current conversion, the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter, and a sixth transistor for acquiring a current signal from a collector of the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor; a first switching transistor is connected to the respective collector of the plurality of transistor elements constituting the fifth transistor; a second switching transistor is connected to the respective collector of the plurality of transistor elements constituting the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

33. A mobile appliance using an LSI comprising an amplifier, the amplifier comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a current source is added between an emitter terminal of each transistor; an output load resistor is connected to each collector terminal of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

34. A mobile appliance using an LSI comprising an amplifier, the amplifier comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-connected to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is located between the emitters of the fifth transistor and the sixth transistor; a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground, and an output load resistor is connected to each collector terminal of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

35. A mobile appliance using an LSI comprising a mixer circuit, the mixer circuit comprising: a transconductance stage for converting an input signal voltage to a current signal; and a frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal acquired from the transconductance stage, the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving said input signal voltage from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal form a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

36. A mobile appliance using an LSI comprising a mixer circuit, the mixer circuit comprising: a transconductance stage for converting an input signal voltage to a current signal; a frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal extracted from the transconductance stage, the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground; and a transconductance (gm) is determined by m, n, and resistances of the registor element.

37. A mobile appliance using an LSI comprising a quadrature mixer circuit, the quadrature mixer circuit comprising: a transconductance stage for converting an input signal voltage to a current signal; a first frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal acquired from the transconductance stage; a second frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal acquired from the transconductance stage to a different frequency from the frequency converted by the first frequency conversion circuit; the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal form a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a current source is added to an emitter terminal of each of the fifth transistor and the sixth transistor; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.

38. A mobile appliance using an LSI comprising a quadrature mixer circuit, the quadrature mixer circuit comprising: a transconductance stage for converting an input signal voltage to a current signal; a first frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal acquired from the transconductance stage; a second frequency conversion circuit connected to the transconductance stage and for converting the frequency of the current signal acquired from the transconductance stage to a different frequency from the frequency converted by the first frequency conversion circuit; the transconductance stage comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter; and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter, wherein: the first to fourth transistors each have an m-row of parallel connections of transistor elements; the fifth and sixth transistors each have an n-row of parallel connections of transistor elements; a resistor element is provided between the emitters of the fifth transistor and the sixth transistor, and a negative feedback resistor is added each between an emitter terminal of the fifth transistor and the ground, and between an emitter terminal of the sixth transistor and the ground; and a transconductance (gm) is determined by m, n, and resistances of the resistor element.
Description



This non-provisional application claims priority under 35 U.S.C. .sctn.119(a) on Japanese Patent Applications Nos. 2004-281099 filed in Japan on Sep. 28, 2004, and 2005-15406 filed in Japan on Jan. 24, 2005, the entire contents of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

The present invention generally relates to voltage-current conversion circuits, and more particularly to a voltage-current conversion circuit that realizes low distortion and low power consumption in the transconductance stage (or gm stage). The present invention also relates to an amplifier, mixer circuit, and mobile appliance, all of which utilize this voltage-current conversion circuit.

The digital terrestrial television broadcasting (ISDB-T) in Japan uses one segment (430 kHz) for mobile appliances. To make the function of receiving the digital terrestrial television broadcasting carried out by ICs (integrated circuits) and to incorporate the ICs into battery-driven mobile terminals, low power consumption, size reduction, immunity to interferences, and low distortion of the receiving tuner are important considerations.

In a low-IF (Intermediate Frequency) receiver system with a function of image rejection, the mixer circuit is one of the most important blocks. Conventionally, mixer circuits have a transconductance stage, that is, a voltage-current conversion circuit that amplifies input signal voltage V and converts it into current signal I, as shown in FIG. 10. When RF (Radio Frequency) input signals (RF,RFB) are inputted into transistors T1 and T2 (the voltage of a small signal between V.sub.BE1 and V.sub.BE2: V.sub.in=V.sub.in+-V.sub.in-), currents I.sub.out3 and I.sub.out4 respectively represented by the following formulas (1) and (2) flow. It is noted that I.sub.out3+I.sub.out4=I.sub.SS.

.times..times..times..times..times..times..times..times..times..times..tim- es..times..times..times..times..times..times..times..times..times..times..- times..times..times..times. ##EQU00001##

According to this prior art, formulas (1) and (2) contain non-linear terms (exp), which means occurrence of distortion.

Also conventionally used is a voltage-current conversion circuit with cross-coupling as shown in FIG. 11. This voltage-current conversion circuit has first transistor T1 and second transistor T2 into which input signals (RF, RFB) are inputted from a base, third transistor T3 whose collector is connected to the emitter terminal of first transistor T1, and fourth transistor T4 whose collector is connected to the emitter terminal of second transistor T2. The bases of third and fourth transistors T3 and T4 are cross-coupled to each other's collectors. Resistor R7 is provided between the emitters of third and fourth transistors T3 and T4. In this voltage-current conversion circuit, when RF is inputted into transistors T1 and T2, currents I.sub.out3 and I.sub.out4 respectively represented by the following formulas (3) and (4) flow.

.times..times..times..times..times..times..times..times..times..times..tim- es..times. ##EQU00002##

These formulas do not contain non-linear terms (exp), and therefore linearity improves. However, this circuit presents the problem of unstable operation upon input of high-frequency signals into first transistor T1 and second transistor T2 (the problem including unexpected oscillations with the base and collector in a common-mode with each other).

In the mixer circuit, there is a trade-off relationship between low distortion and low power consumption of the transconductance stage (or gm stage) (amplifier). To solve the above problem, non-patent document 1 discloses a technique of low distortion of a transconductor with cross-coupling, as shown in FIG. 12.

Referring to FIG. 12, transconductance stage (or gm stage) s100 has first transistor T1 and second transistor T2. Respective collectors are connected to respective power source terminals, and input signals (RF, RFB) are inputted into first and second transistors T1 and T2 from respective bases. Transconductance stage (or gm stage) s100 also has third transistor T3 whose collector is connected to the emitter terminal of first transistor T1, and fourth transistor T4 whose collector is connected to the emitter terminal of second transistor T2. The bases of third and fourth transistors T3 and T4 are cross-coupled to each other's collectors. Transconductance stage (or gm stage) s100 further has fifth transistor T5 that shares the base and emitter with third transistor T3 and acquires a current signal from the collector, and sixth transistor T6 that shares the base and emitter with fourth transistor T4 and acquires a current signal from the collector. Third transistor T3 and fifth transistor T5 (fourth transistor T4 and sixth transistor T6) constitute a current mirror. The current mirror ratio here is 1:1. Resistor R7 is provided between the emitters of fifth and sixth transistors T5 and T6 (T3 and T4), emitter terminals 1 and 2 of these transistors are respectively provided with constant current sources I.sub.in1 and I.sub.in2.

Transconductance stage (or gm stage) s100 amplifies input signal voltage V.sub.in and converts it into a current signal.

In transconductance stage (or gm stage) s100 shown, since the currents that flow through transistors T1 and T3 (T2 and T4) are equal, the following formulas (5) and (6) are obtained.

[Mathematical Formula III] V.sub.BE1+V.sub.BE4=V.sub.BE2+VBE3 (5) V.sub.BE1=V.sub.BE3, V.sub.BE2=V.sub.BE4 (6)

When RF is inputted into transistors T1 and T2 (the voltage of a small signal between V.sub.BE1 and V.sub.BE2:V.sub.in=V.sub.in+-V.sub.in-), RF signal V.sub.in is directly fed into resistor R7, so that a signal current represented by formula (7) flows across resistor R7.

.times..times..times..times..upsilon..times..times. ##EQU00003##

Currents I.sub.out3 and I.sub.out4 are respectively represented by formulas (8) and (9).

.times..times..times..times..times..times..times..upsilon..times..times..t- imes..times..times..upsilon..times..times. ##EQU00004##

These do not contain non-linear terms (e.g., ln and exp) similar to the conventional principles as (3),(4), and current mirror structures based on conventional cross-coupled principle, provide for low distortion operation. Transconductances gm 3 and gm 4 are as represented by formula (10) obtained by differentiating formulas (8) and (9).

.times..times..times..times..times..times..times. ##EQU00005##

As an example of a conventional IQ mixer, patent document 1 and non-patent document 2 propose a quadrature mixer as shown in FIG. 13.

In this figure, the transconductance stage (or gm stage) will be referred to as Gm, and the SW (switch) stage of I or Q as SW_I or SW_Q. High-frequency signal RF and its inversed signal will be respectively referred to as RF and RFB, local signal and its inverse signal respectively as LO_I (LO_Q) and LO_IB (LO_QB), and intermediate-frequency signal IF (intermediate frequency) and its inversed signal respectively as IF_I (IF_Q) and IF_IB (IF_QB).

Referring to FIG. 13, quadrature mixer q100 has: I switching portion SW_I that generates, from the first signal (RF, RFB) and the second signal (LO_I, LO_IB), a third signal (IF_I, IF_IB) as the product; and Q switching portion SW_Q that generates, from the first signal (RF, RFB) and the fourth signal (LO_Q, LO_QB), a fifth signal (IF_Q, IF_QB) as the product. Transconductance stage (or gm stage) Gm, which amplifies the first signal (RF, RFB) and inputs the amplified signal into switching portions SW_I and SW_Q as a current signal, is common.

The operation of mixer circuit q100 will be described referring to FIG. 13. I mixer (Gm-SW_I) and Q mixer (Gm-SW_Q) multiply high-frequency signal RF, which is a received signal, respectively by local signal LO_I and local signal LO_Q and carry out frequency conversion. As the multiplication results, the mixers respectively generate intermediate-frequency signal IF_I and intermediate-frequency signal IF_Q.

By making input transconductance stage (or gm stage) Gm common, not only the number of elements are decreased, but there is a possibility of a decrease in power by half, low distortion, and low noise, compared with two independent Gilbert cell mixers.

Further, with the quadrature mixer, when the local signal has a sine wave or triangular wave, a point of intersection of quadrature signals I, IB, Q, and QB appears at .pi./2 intervals, even though IQ balance of the local signals are not good, as shown in FIG. 14(b). Owing to this IQ mutual interference, output phase errors caused by local signals can be relaxed However, when input is in a square wave as shown in FIG. 14(a), the points of intersection become vague, making it impossible to amend output phase errors. Since the image rejection ratio (the ratio of the desired wave to the interfering wave) is determined by the output phase error and amplitude error of the mixer, in recent years the quadrature mixer has been referred to in literature of various types as an image rejection mixer with the function of amending phase errors.

Patent document 2 discloses a mixer circuit as shown in FIG. 15. Mixer circuit m100 has transconductance stage (or gm stage) Gm, switching portion SW that carries out frequency conversion, and current paths I.sub.p1 and I.sub.p2. Bypass currents I.sub.p1 and I.sub.p2 enable independent optimization of the operation currents of switching portion SW and transconductance stage (or gm stage) Gm.

Patent document 1: U.S. Pat. No. 6,029,059

Patent document 2: Japanese Patent Publication No. 4-129407

Non-patent document 1: Hidehiko Aoki "Introduction to Functional Circuit Design of ICs" CQ Publishing, 1992.

Non-patent document 2: Jackson Harvey and Ramesh Harjani "Analysis and Design of an Integrated Quadrature Mixer with Improved Noise Gain and Image Rejection" IEEE International Symposium Circuits and Systems vol. IV pp. 786-789 May 2001.

However, the structure of the transconductance stage (or gm stage) shown in FIG. 12 has such a current relationship that I.sub.out3:I.sub.out5=I.sub.out4:I.sub.out6=1:1, and a current of approximately half I.sub.in1 (I.sub.in2) flows through I.sub.out3 (I.sub.out4). This restricts freedom of design; when reducing distortion and improving gain by increasing the currents for transistors T5 and T6, which are central to differential amplification operation, the circuit configuration requires an approximately twice as much current as the currents that flow through optimized transistors T5 and T6. Thus, power consumption cannot be prevented from increasing.

SUMMARY OF THE INVENTION

In view of the foregoing and other problems, it is an object of the present invention to provide a voltage-current conversion circuit that, in relation to the transconductance stage (or gm stage) which realizes low distortion, reduces power consumption by a circuit design that enables adjustment for a more suitable operation current.

It is another object of the present invention to provide an amplifier that utilizes the voltage-current conversion circuit.

It is another object of the present invention to provide a mixer circuit that utilizes the voltage-current conversion circuit.

It is another object of the present invention to provide a mobile appliance that utilizes the voltage-current conversion circuit.

According to a first aspect of the present invention, there is provided a voltage-current conversion circuit comprising a transconductance stage (or gm stage) for carrying out voltage-current conversion, the transconductance stage (or gm stage) comprising: a first transistor and a second transistor each comprising a collector connected to a respective power source terminal, and each receiving an input signal from a respective base; a third transistor comprising a collector connected to an emitter terminal of the first transistor and a fourth transistor comprising a collector connected to an emitter terminal of the second transistor, the collector of the third transistor being cross-coupled to a base of the fourth transistor, and the collector of the fourth transistor being cross-coupled to a base of the third transistor; a fifth transistor for acquiring a current signal from a collector of the fifth transistor, the fifth transistor and the third transistor sharing the base and an emitter: and a sixth transistor for acquiring a current signal from a collector of the sixth transistor, the sixth transistor and the fourth transistor sharing the base and an emitter. A resistor is located between the emitters of the fifth transistor and the sixth transistor. The number of parallel connections of or the sizes in the first to sixth transistors has an arbitrary ratio. Setting such an arbitrary ratio adjusts the amount of signal currents flowing through the fifth transistor and the sixth transistor relative to the entire amount of current.

According to this invention, a new parameter, which is either the ratio of the number of parallel connections or the size ratio, is introduced while maintaining the conventionally proposed low-distortion amplification operation. This relaxes a design of gm stages. Further, the current distributions for the fifth and sixth transistors are optimized (improvement of gm). By controlling the operation current by the ratio of the number of parallel connections of the transistors (herein referred to as the current mirror ratio) or the size ratio thereof, the operation current is utilized effectively, providing for low power consumption.

The resistor located between the emitters of the fifth and sixth transistors may be replaced with an inductor. Employment of an inductor as the negative feedback reduces the adverse effects of thermal noise caused by a negative feedback resistor. The resistance component of the inductor is represented by Z.sub.L=2.pi.fL, where f indicates the frequency. That is to say, as the frequency becomes high, the negative feedback effect improves, thus alleviating distortion.


Free Web Sudoku Puzzles.
Solve with your browser.
    1 6     2    
2     8       4  
4 3         6    
        4     3 6
      9   1      
1 7     6        
    8         9 3
  4       6     1
    9     7 5    
What is it?



Add Your Site · Terms Of Service · Privacy Policy


DISCLAIMER
Linkgrinder is a free service that searches the Internet and indexes all files found so that you may search quickly and easily for shared files. These files are created and made available individually by users whose identity we are not aware of and who we have no control over. In essence we function like a search engine tool; these files ARE NOT STORED OR SERVED BY OUR NETWORK. We are not responsible for any materials obtained by using our service. We do not monitor any of the contents of these files. These files may contain viruses, illegal materials, materials inappropriate for minors, offensive files and the like. BY USING OUR SERVICE, YOU ASSUME FULL RESPONSIBILITY FOR DOWNLOADING THESE MATERIALS AND WILL INDEMNIFY US FOR ANY DAMAGES THAT MAY BE INCURRED.

For More Specific Information VIEW OUR TERMS OF SERVICE.

Thank you and Enjoy!